


Only one pair of resistors assemblied per node. Resistors ovelap one pad on top layer PCB for Middle point. overlapped Resistor placed at 90 degree on top layer, . No stubs. and via to bottom layer as short as possible to not break impedance.


Master Card	Slave Card	Lone Card.
R337-R339 R338-R340	R335-R336 R341-R342	All can be remove as FPGA_2 is last node.
R348-R350 R347-R349	R345-R346 R343-R344	




All hi-speed differential pairs signal follow PCB hi-speed design guideline.

OlivierHK Design olivier.faurie.hk@gmail.com
Sheet: /PCIe_&_Hi-Speed/
File: PCIe_&_Hi-Speed.sch

THE TOTAL SPECIAL SPEC				
Title:				
Size: A4	Date: 2024-01-01	Rev: 1.0		
KiCad E.D.A.	kicad (5.1.10)-1	ld: 13/25		






OlivierHK Design olivier.faurie.hk@gmail.com


Sheet: /connectors_Mezzanine/
File: connectors_Mezzanine.sch


Title:


Size: A3 Date: 2024-01-01 Rev: 1.0


KiCad E.D.A. kicad (5.1.10)-1 Id: 14/25




































BLOCK DIAGRAM ONLY.

FPGA TOP LEVEL.



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/FPGA_Master/
File: FPGA_Master.sch

Title:

Size: A3 Date: 2024-01-01 Rev: 1.0

KiCad E.D.A. kicad (5.1.10)-1 Id: 18/25

