


BLOCK DIAGRAM ONLY.

PROJECT SCHEMATIC TOP LEVEL.



OlivierHK Design olivier.faurie.hk@gmail.com


Sheet: /
File: Alto-Ultra+.sch

Title: Alto_Ultra_Plus




Size: USLetter Date: 2024-01-01
KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0
Id: 1/25

TH2: 1	TH1: 0	ThighL: 50Deg	ThighH: 70Deg
TL2: 1	TL1: 0	Tlow: 45Deg	
OT2: 1	OT1: Hi-Z	OT: 95Deg	



TH2: 1	TH1: 0	ThighL: 50Deg	ThighH: 70Deg
TL2: 1	TL1: 0	Tlow: 45Deg	
OT2: 1	OT1: Hi-Z	OT: 95Deg	




OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /Power_Input_&_Fan_connector/
File: Power_Input_&_Fan_connector.sch


Title: Alto_Ultra_Plus

Size: USLetter Date: 2024-01-01
KiCad E.D.A. kicad (5.1.10)-1


Rev: 1.0
Id: 2/25




1:4 USB Hub




Master USB Input




USB input 1 selector




USB input 1 (optional)



USB input 2 selector



USB input 2 (optional)



Extra 2 USB. Not in use, but have Pads



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /USB_Hub/
File: USB_Hub.sch


Title: Alto_Ultra_Plus

Size: USLetter Date: 2024-01-01

KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0

Id: 3/25



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /UART_Hub/

File: UART_JTAG_Hub.sch


Title: Alto_Ultra_Plus







Size: A4 Date: 2024-01-01

KiCad E.D.A. kicad (5.1.10)-1



Rev: 1.0

Id: 4/25





For Master Board.



For Slave Board.


OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /ARD_PRO_MINI/
File: ARD_PRO_MINI.sch

Title:



Size: USLetter Date: 2024-01-01
KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0
Id: 7/25





12V to 5V_UTIL

WEBENCH SETTING:
11V-13V input, 5Voutput, 30degrees C.
1.5MHz Switching Frequency.
Small Footprint design.





12V to 3V3_UTIL

WEBENCH SETTING:
11V-13V input, 3.3Voutput, 30degrees C.
1.5MHz Switching Frequency.
Small Footprint design.
=>Inductor updated to Vishay 820nH one.



12V to 1V8_SYS

WEBENCH SETTING:
11V-13V input, 1.8Voutput, 30degrees C.
1.5MHz Switching Frequency.
Small Footprint design.
=>Inductor updated to Vishay 470nH one.



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /power_UTIL_&_SYS/
File: power_UTIL_&_SYS.sch


Title:

Size: A4 Date: 2024-01-01


KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0

Id: 8/25




**12V to 1V2_FPGA
(MGTAVTT_FPGA)**




**12V to 0V9_FPGA
(MGTAVCC_FPGA)**

WEBENCH SETTING:
11V-13V input, 0.9Voutput, 30degrees C.
1.5MHz Switching Frequency.
Small Footprint design.
=>Inductor updated to Vishay 330nH one.



**3V3 to 1V8_FPGA_AUX
(MGTVCCAUX_FPGA)**



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /power_FPGAs/

File: power_FPGAs.sch

Title:

Size: A4 Date: 2024-01-01

KiCad E.D.A. kicad (5.1.10)-1



Rev: 1.0

Id: 9/25

ADDRESS PCA9546APW: [ONLY ONE CHANNEL ACTIVE AT A TIME]
 0xE0 (if A0=0x0) [Master Board] – JP3 Closed
 0xE2 (if A0=0x1) [Slave Board] – JP3 Open

Command sequence:

1. Select address: (0xE0 or 0xE2) + (0x0 if Writing, 0x1 if reading).
2. Ctrl Register: 0xX || (0x8 + CH.ID)
3. I2C message Rd/Wr as usual.



CH0:	I2C Ctrl FPGA_1
CH1:	I2C SysMon FPGA_1
CH2:	I2C Ctrl FPGA_2
CH3:	I2C SysMon FPGA_2


OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /I2C_Bus/
 File: I2C_Bus.sch

Title:


Size: USLetter Date: 2024-01-01
 KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0
 Id: 10/25




Id: 12/25


Inter-FPGAs Hi-Speed x1 Lane Aurora 8b/10b



PCIe x1 Edge Connector




FPGA_2 SATA Hi-Speed x1 Lane Aurora 8b/10b



Only one pair of resistors assembled per node.
Resistors overlap one pad on top layer PCB for Middle point.
overlapped Resistor placed at 90 degree on top layer. . No stubs.
and via to bottom layer as short as possible to not break impedance.

Master Card	Slave Card	Lone Card.
R337-R339 R338-R340	R335-R336 R341-R342	All can be remove as FPGA_2 is last node.
R348-R350 R347-R349	R345-R346 R343-R344	



All hi-speed differential pairs signal follow PCB hi-speed design guideline.

OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /PCIe_&Hi-Speed/

File: PCIe_&Hi-Speed.sch



Title:


Size: A4 Date: 2024-01-01

KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.0


Id: 13/25






Power Controller TPS53681



6Ph + 2Ph




Control IN signals P.U. / P.D.





Status OUT signals P.U.





Temperature Feedback Filtering From PowerStages



Diff. Voltage Feedback From PowerStages



Sub-Module for Powerstages



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/VCCINT_Power_Controller/
File: VCCINT_Power_Controller.sch

Title:

Size: A3 Date: 2024-01-01


Rev: 1.0

KiCad E.D.A. kicad (5.1.10)-1


Id: 16/25

VCCINT Variable 0.85Vdc. 6-Phases (PWM 1 – PWM 6)


Phase 1



Phase 3




Phase 5




VCCINTIO_BRAM Fixed 0.8Vdc. 2-Phases (PWM 7 – PWM 8)


Phase 1




Phase 2




Phase 4



Phase 6



Phase 2



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/VCCINT_Power_Controller/PWM_PWR_Stage/
File: PWM_PWR_Stage.sch




Title:

Size: A3 Date: 2024-01-01

Rev: 1.0

KiCad E.D.A. kicad (5.1.10)-1

Id: 17/25



BLOCK DIAGRAM ONLY.

FPGA TOP LEVEL.

OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/FPGA_Master/
File: FPGA_Master.sch


Title:

Size: A3 Date: 2024-01-01

Rev: 1.0

KiCad E.D.A. kicad (5.1.10)-1

Id: 18/25



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/FPGA_Master/FPGA_Config_BK0/
File: FPGA_Config_BK0.sch


Title:


Size: A4 Date: 2024-01-01

KiCad E.D.A. kicad (5.1.10)-1






Rev: 1.0

Id: 19/25








Vref floating, as we use LVCMOS standards level. Vr tied to ground via 240 Ohm resistance, following design example.



DEBUG Green LEDs.



BANK 65 for Cfg and hard pins.



OlivierHK Design olivier.faurie.hk@gmail.com

Sheet: /connectors_Mezzanine/Mezzanine_1/FPGA_Master/FPGA_Low_Speed/
File: FPGA_Low_Speed.sch





Title:

Size: A3 Date: 2024-01-01


Rev: 1.0

KiCad E.D.A. kicad (5.1.10)-1

Id: 22/25



X6S preferred everywhere for power supply out of MGT



X5R, but no specification on documents.
Just $\pm 10\%$ 4.7uF

