# Processor Architecture II: SEQ: Sequential Implementation

Introduction to Computer Systems 10<sup>th</sup> Lecture, Oct 18, 2017


### **Instructors:**

Xiangqun Chen , Junlin Lu Guangyu Sun , Xuetao Guan

# **Building Blocks**


### Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



### Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises




# **SEQ Hardware Structure**

### **State**

- Program counter register (PC)
- Condition code register (CC)
- Register File
- **Memories** 
  - Access same memory space
  - Data: for reading/writing program data
  - Instruction: for reading instructions

### **Instruction Flow**

- Read instruction at address specified by PC
- Process through stages
- Update program counter



# **SEQ Stages**

### Fetch

Read instruction from instruction memory

### Decode

Read program registers

### Execute

Compute value or address

### Memory


Read or write data

### Write Back


Write program registers

### PC

Update program counter



# **Instruction Decoding**



### Instruction Format

Instruction byte icode:ifun

Optional register byte rA:rB

Optional constant word valC

# **Executing Arith./Logical Operation**

OP1 rA, rB 6 fn rA rB

### **■**Fetch

Read 2 bytes

### ■Decode

Read operand registers

### **■**Execute

- Perform operation
- Set condition codes

### Memory

Do nothing

### **■**Write back

Update register

### ■PC Update

Increment PC by 2

Stage Computation: Arith/Log. Ops

	OPI rA, rB	
Fetch	icode:ifun ← M₁[PC] rA:rB ← M₁[PC+1] valP ← PC+2	
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	
Execute	valE ← valB OP valA Set CC	
Memory		
Write back	R[rB] ← valE	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B

Perform ALU operation
Set condition code register

Write back result

**Update PC** 

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

# Executing rmmovl (store)

rmmovlrA, D(rB) 4 0 rA rB D

- ■Fetch
  - Read 6 bytes
- **■**Decode
  - Read operand registers
- **■**Execute
  - Compute effective address

- **■**Memory
  - Write to memory
- **■Write back** 
  - Do nothing
- ■PC Update
  - Increment PC by 6

Stage Computation: rmmovl

	rmmov1 rA, D(rB)
Fetch	icode:ifun ← M₄[PC] rA:rB ← M₄[PC+1] valC ← M₄[PC+2] valP ← PC+6
Decode	valA ← R[rA] valB ← R[rB]
Execute	valE ← valB + valC
Memory	M₄[valE] ← valA
Write back	
PC update	PC ← valP

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

**Update PC** 

Use ALU for address computation

# Executing popl

popl rA b 0 rA F

### **■**Fetch

Read 2 bytes

### ■Decode

Read stack pointer

### **■**Execute

Increment stack pointer by 4

### **■**Memory

Read from old stack pointer

### **■**Write back

- Update stack pointer
- Write result to register

### **■PC Update**

Increment PC by 2

Stage Computation: pop1

	popl rA	
Fetch	icode:ifun ← M₄[PC] rA:rB ← M₄[PC+1] valP ← PC+2	
Decode	$valA \leftarrow R[\$esp]$ $valB \leftarrow R[\$esp]$	
Execute	valE ← valB + 4	
Memory	valM ← M₄[valA]	
Write back	R[%esp] ← valE R[rA] ← valM	
PC update	PC ← valP	


Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

# **Executing Jumps**



### ■Fetch

- Read 5 bytes
- Increment PC by 5

### **■**Decode

Do nothing

### **■**Execute

 Determine whether to take branch based on jump condition and condition codes

### ■Memory

Do nothing

### **■**Write back

Do nothing


### **■PC Update**

 Set PC to Dest if branch taken or to incremented PC if not branch **Stage Computation: Jumps** 

	iXX Dest	-
F. C.	icode:ifun ← M₄[PC]	Read instruction byte
Fetch	valC ← M₄[PC+1] valP ← PC+5	Target address Fall through address
Decode	VAIR TOTS	i ali tili ougli addie55
DCCOGC		
Execute	Cnd ← Cond(CC.ifun)	Take branch?
Memory		
Write back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

# Executing call



### **■**Fetch

- Read 5 bytes
- Increment PC by 5

### Decode

Read stack pointer

### **■**Execute

Decrement stack pointer by 4

### ■Memory

Write incremented PC to new value of stack pointer

### **■**Write back

Update stack pointer

### ■PC Update

Set PC to Dest

Stage Computation: call

	call Dest
Fetch	icode:ifun ← M₄[PC]  valC ← M₄[PC+1]  valP ← PC+5
Decode	valB ← R[%esp]
Execute	valE ← valB + –4
Memory	M₄[valE] ← valP
Write back	R[%esp] ← valE
PC update	PC ← valC

Read instruction byte

Target address Return address

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

**Set PC to destination** 

- Use ALU to decrement stack pointer
- Store incremented PC

# Executing ret



### ■Fetch

Read 1 byte

### **■**Decode

Read stack pointer

### **■**Execute

Increment stack pointer by 4

### ■Memory

 Read return address from old stack pointer

### **■**Write back

Update stack pointer

### **■PC Update**

Set PC to return address

Stage Computation: ret

	ret
Fetch	icode:ifun ← M₄[PC]
Decode	$valA \leftarrow R[\$esp]$ $valB \leftarrow R[\$esp]$
Execute	valE ← valB + 4
Memory	valM ← M₄[valA]
Write back	R[%esp] ← valE
PC update	PC ← valM

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

**Computation Steps** 

	-	OPI rA. rB
	icode,ifun	icode:ifun ← M₄[PC]
Fetch	rA,rB	rA:rB ← M₄[PC+1]
i etcii	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
	Cond code	Set CC
Memory	valM	
Write back	dstE	R[rB] ← valE
	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] **Compute next PC** Read operand A Read operand B **Perform ALU operation Set condition code register** [Memory read/write] Write back ALU result [Write back memory result] **Update PC** 

- All instructions follow same general pattern
- Differ in what gets computed on each step

**Computation Steps** 

		call Dest
	icode,ifun	icode:ifun ← M₄[PC]
Fetch	rA,rB	
reton	valC	valC ← M₄[PC+1]
	valP	valP ← PC+5
Decode	valA, srcA	
	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + –4
	Cond code	
Memory	valM	M₄[valE] ← valP
Write back	dstE	R[%esp] ← valE
	dstM	
PC update	PC	PC ← valC

Read instruction byte [Read register byte] Read constant word Compute next PC [Read operand A] Read operand B **Perform ALU operation** [Set condition code reg.] [Memory read/write] [Write back ALU result] Write back memory result **Update PC** 

- All instructions follow same general pattern
- Differ in what gets computed on each step

# **Computed Values**

### ■Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

### **■**Decode/Writeback

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

### **■**Execute

valE ALU result

Cnd Branch/move flag


### **■**Memory

valM Value from memory


# **SEQ Hardware**

### Key

- Blue boxes: predesigned hardware blocks
  - E.g., memories, ALU
- Gray boxes: control logic
  - Describe in HCL
- White ovals: labels for signals
- Thick lines:32-bit word values
- Thin lines:4-8 bit values
- Dotted lines:1-bit values




# **Fetch Logic**



- Predefined Blocks
  - PC: Register containing PC
  - Instruction memory: Read 6 bytes (PC to PC+5)
    - Signal invalid address
  - Split: Divide instruction byte into icode and ifun
  - Align: Get fields for rA, rB, and valC


# **Fetch Logic**




### Control Logic

- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

# Fetch Control Logic in HCL





# **Decode Logic**

### Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

### **Control Logic**

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

# Cnd valA valB valM valE Register file dstE dstM srcA srcB icode rA rB

### **Signals**

- Cnd: Indicate whether or not to perform conditional move
  - Computed in Execute stage

## **A Source**

int srcA = [

];

```
OPI rA, rB
            Decode
                                                            Read operand A
                          valA \leftarrow R[rA]
                          cmovXX rA, rB
             Decode
                          valA \leftarrow R[rA]
                                                            Read operand A
                           rmmov1 rA, D(rB)
             Decode
                          valA \leftarrow R[rA]
                                                            Read operand A
                          popl rA
             Decode
                          valA \leftarrow R[\$esp]
                                                            Read stack pointer
                          jXX Dest
             Decode
                                                            No operand
                           call Dest
             Decode
                                                            No operand
                          ret
             Decode
                          valA \leftarrow R[\$esp]
                                                            Read stack pointer
icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL
                                                           } : rA;
icode in { IPOPL, IRET } : RESP;
1 : RNONE; # Don't need register
```

# E Destination

int dstE = [

```
OPI rA, rB
           Write-back
                        R[rB] \leftarrow valE
                                                        Write back result
                        cmovXX rA, rB
                                                        Conditionally write back
           Write-back
                        R[rB] \leftarrow valE
                                                        result
                        rmmov1 rA, D(rB)
           Write-back
                                                        None
                        popl rA
           Write-back
                        |R[\$esp] \leftarrow valE
                                                        Update stack pointer
                        jXX Dest
           Write-back
                                                        None
                        call Dest
           Write-back
                        R[\$esp] \leftarrow valE
                                                        Update stack pointer
                        ret
           Write-back
                        R[\$esp] \leftarrow valE
                                                        Update stack pointer
icode in { IRRMOVL } && Cnd : rB;
icode in { IIRMOVL, IOPL} : rB;
icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
1 : RNONE; # Don't write any register
```


# **Execute Logic**

### Units

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- cond
  - Computes conditional jump/move flag

### Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



# ALU A Input

```
OPI rA. rB
        Execute
                   valE \leftarrow valB OP valA
                                               Perform ALU operation
                   cmovXX rA, rB
        Execute
                   valE \leftarrow 0 + valA
                                               Pass valA through ALU
                   rmmov1 rA, D(rB)
        Execute
                   valE \leftarrow valB + valC
                                               Compute effective address
                   popl rA
        Execute
                   valE \leftarrow valB + 4
                                               Increment stack pointer
                   iXX Dest
        Execute
                                               No operation
                   call Dest
        Execute
                   valE \leftarrow valB + -4
                                               Decrement stack pointer
                   ret
        Execute
                   valE \leftarrow valB + 4
                                               Increment stack pointer
icode in { IRRMOVL, IOPL } : valA;
icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
icode in { ICALL, IPUSHL } : -4;
icode in { IRET, IPOPL } : 4;
# Other instructions don't need ALU
```

int aluA = [

# ALU Operation

	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	VV 4 B	· 
	cmovXX rA, rB	
Execute	valE ← 0 + valA	Pass valA through ALU
	rmmov1 rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	valE ← valB + –4	Decrement stack pointer
	ret	
Execute	valE ← valB + 4	Increment stack pointer
int alufun	= [	
<pre>icode == IOPL : ifun;</pre>		
1 :	ALUADD;	
1;		


# **Memory Logic**

### Memory

Reads or writes memory word

### Control Logic


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



### **Instruction Status**

### Control Logic

stat: What is instruction status?



```
## Determine instruction status
int Stat = [
         imem_error || dmem_error : SADR;
        !instr_valid: SINS;
        icode == IHALT : SHLT;
        1 : SAOK;
];
```

# **Memory Address**


```
OPI rA, rB
             Memory
                                                           No operation
                          rmmov1 rA, D(rB)
             Memory
                                                          Write value to memory
                          M_{\Lambda}[valE] \leftarrow valA
                          popl rA
             Memory
                          valM \leftarrow M_{A}[valA]
                                                           Read from stack
                          jXX Dest
             Memory
                                                           No operation
                          call Dest
             Memory
                          M_{\Lambda}[valE] \leftarrow valP
                                                           Write return value on stack
                          ret
             Memory
                                                           Read return address
                          valM \leftarrow M_{A}[valA]
int mem addr = [
         icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
         icode in { IPOPL, IRET } : valA;
         # Other instructions don't need address
];
```

# **Memory Read**

```
OPI rA, rB
       Memory
                                                    No operation
                    rmmov1 rA, D(rB)
       Memory
                     M_A[valE] \leftarrow valA
                                                    Write value to memory
                    popl rA
       Memory
                    valM ← M₄[valA]
                                                    Read from stack
                    iXX Dest
       Memory
                                                    No operation
                    call Dest
       Memory
                                                    Write return value on stack
                    M_{\Lambda}[valE] \leftarrow valP
                    ret
       Memory
                                                    Read return address
                    valM ← M₄[valA]
bool mem read = icode in { IMRMOVL, IPOPL, IRET };
```

# **PC Update Logic**


- New PC
  - Select next value of PC



# PC Update

```
OPI rA, rB
PC update
                                              Update PC
             PC \leftarrow valP
             rmmov1 rA, D(rB)
PC update
                                              Update PC
             PC \leftarrow valP
             popl rA
PC update
             PC \leftarrow valP
                                              Update PC
             iXX Dest
PC update
             PC \leftarrow Cnd? valC: valP
                                              Update PC
             call Dest
PC update
                                              Set PC to destination
             PC \leftarrow valC
             ret
PC update
             PC \leftarrow valM
                                              Set PC to return address
int new pc = [
          icode == ICALL : valC;
          icode == IJXX && Cnd : valC;
          icode == IRET : valM;
          1 : valP;
];
```

# **SEQ Operation**



### State


- PC register
- Cond. Code register
- Data memory
- Register file


All updated as clock rises

### Combinational Logic

- ALU
- Control logic
- Memory reads
  - Instruction memory
  - Register file
  - Data memory


# SEQ Operation #2






- state set according to second irmovl instruction
- combinational logic starting to react to state changes


# SEQ Operation #3






- state set according to second irmovl instruction
- combinational logic generates results for add1 instruction









- state set according to add1 instruction
- combinational logic starting to react to state changes

# SEQ Operation #5





- state set according to add1 instruction
- combinational logic generates results for je instruction

# **SEQ Summary**

### Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

### Pros

- Simple but complete
- Physically realizable

### Cons

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file,
   ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle