# Rhythmic Keccak: SCA Security and Low Latency in HW

Victor Arribas<sup>1</sup>, Begül Bilgin<sup>1</sup>, George Petrides<sup>2</sup>, Svetla Nikova<sup>1</sup> and Vincent Rijmen<sup>1</sup>

<sup>1</sup> KU Leuven, imec-COSIC, Belgium, name.surname@esat.kuleuven.be
<sup>2</sup> Vrije Universiteit Brussel, Belgium, george.petrides@vub.be

**Abstract.** Glitches entail a great issue when securing a cryptographic implementation in hardware. Several masking schemes have been proposed in the literature that provide security even in the presence of glitches. The key property that allows this protection was introduced in threshold implementations as non-completeness. We address crucial points to ensure the right compliance of this property especially for low-latency implementations. Specifically, we first discuss the existence of a flaw in DSD 2017 implementation of Keccak by Gross et al. in violation of the non-completeness property and propose a solution. We perform a side-channel evaluation on the first-order and second-order implementations of the proposed design where no leakage is detected with up to 55 million traces. Then, we present a method to ensure a non-complete scheme of an unrolled implementation applicable to any order of security or algebraic degree of the shared function. By using this method we design a two-rounds unrolled first-order Keccak-f[200] implementation that completes an encryption in 20.61ns, the fastest SCA secure implementation in the literature to this date.

**Keywords:** Glitch  $\cdot$  non-completeness  $\cdot$  threshold implementation  $\cdot$  consolidated masking scheme  $\cdot$  domain-oriented masking

## 1 Introduction

Physical attacks are a serious threat to cryptographic implementations, capable of retrieving important information such as the secret key. In particular, Side-Channel Attacks (SCA), which are based on observing the behavior of the device without making any changes on it or its working conditions, are used frequently due to their relatively low cost and difficulty to be detected. In this paper, we use Differential Power Analysis (DPA), which exploits the relation between the intermediate values produced internally during the calculations and the instantaneous power consumption of the cryptographic device [KJJ99]. However, our observations can be generalized to other forms of SCA, such as the ones exploiting the electromagnetic emanation of the device [GMO01].

Different countermeasures have been proposed that aim to make the power consumption of a cryptographic device independent of the intermediate values. Here, we focus on Threshold Implementations (TI) [NRR06, NRS08, NRS11] and Domain Oriented Masking (DOM) [GMK16], which are based on secret sharing schemes and techniques from Multi-Party Computation (MPC). Moreover, they have the advantage of providing theoretical security on hardware if implemented according to the non-completeness property defined in [NRR06, BGN<sup>+</sup>14a], if fed with enough entropy and if the device works under the independent leakage assumption as described in [DFS15]. There are several papers in the literature applying these countermeasures on the KECCAK permutations: Bertoni et

al. [BDPA10a] and Bilgin et al. [BDN<sup>+</sup>14] with first-order resistant implementations and more recent work by Gross et al. [GSM17a] that proposes higher-order countermeasures.

Our contribution. In this paper, we first briefly summarize Keccak's sponge function, and TI and DOM schemes (Sect. 2). Then, we analyze the recently published higher-order DOM Keccak implementations [GSM17a] and point out a flaw that can possibly lead to successful attacks. We describe how careful tracing of the non-completeness property can be done to fix this flaw for any order. We show the different behavior between the original design and our proposal for first- and second-order implementations using TVLA with 55 million of traces (Sect. 3). Finally, we discuss how TI can be used for unrolled implementations without breaking the non-completeness property for the first time in the literature. We present a first-order secure low latency Keccak implementation that performs an encryption in 20.61ns making it the fastest SCA secure implementation published to date (Sect. 5).

## 2 Preliminaries

#### 2.1 Keccak Permutations

Keccak is a family of sponge functions using the permutations Keccak-f[b] where  $b \in \{25, 50, 100, 200, 400, 800, 1600\}$  defines different state sizes [BDPA10b]. Keccak [BDPA10b] is the NIST Sha-3 standard [NIS15]. Among other properties, Keccak stands out due to its high performance when implemented in hardware and its great area/speed trade-offs. The security claims of these variants follow the Matryoshka principle, i.e. analysis of Keccak with small sizes can easily be linked to the variants with bigger sizes. Benefiting from this property, we work on Keccak-f[200], which is suitable for lightweight architectures, and note that the concepts presented in this paper can naturally be extended to other choices of b. Moreover, since we simply work on Keccak-f this work also covers Ketje [BDP+16a] and Keyak [BDP+16b] authenticated encryptions.

Keccak-f operates on a three-dimensional state S, where the bit in the coordinate (x, y, z) is denoted by S[x, y, z]. A round consists of five steps:

$$R = \iota \circ \chi \circ \pi \circ \rho \circ \theta, \text{ with } \tag{1}$$

$$\theta: S\left[x,y,z\right] \quad \leftarrow S\left[x,y,z\right] \oplus \bigoplus_{y'=0}^{4} S\left[x-1,y',z\right] \oplus \bigoplus_{y'=0}^{4} S\left[x+1,y',z-1\right],$$

$$\rho: S\left[x,y,z\right] \quad \leftarrow S\left[x,y,z-(t+1)(t+2)/2\right],$$

$$\text{with } t \text{ satisfying } 0 \leq t < 24 \text{ and } \begin{pmatrix} 0 & 1 \\ 2 & 3 \end{pmatrix}^{t} \begin{pmatrix} 1 \\ 0 \end{pmatrix} = \begin{pmatrix} x \\ y \end{pmatrix} \text{ in } \text{GF}(5)^{2\times 2},$$

$$\text{or } t = -1 \text{ if } x = y = 0,$$

$$\pi: S\left[x,y\right] \quad \leftarrow S\left[x',y'\right], \text{ with } \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 & 1 \\ 2 & 3 \end{pmatrix} \begin{pmatrix} x' \\ y' \end{pmatrix},$$

$$\chi: S\left[x\right] \quad \leftarrow S\left[x\right] \oplus \left(S\left[x+1\right] \oplus 1\right)S\left[x+2\right],$$

$$\iota: S \quad \leftarrow S \oplus \text{RC}[i_{T}], \text{ where } \text{RC}[i_{T}] \text{ is the round counter in cycle } i_{T}.$$

Notice that we abuse the notation to focus on specific coordinates. Moreover, addition and subtraction in the coordinates are modular. For convenience, we provide visualizations of these round steps in App. A.1 (Fig. 8) for Keccak-f[200]. Keccak-f[200] computes 18 rounds.

#### 2.2 Masking Schemes

Different forms of masking schemes have been shown to provide provable security against Side-Channel Analysis given the independent leakage and uniform input assumption. They are based on secret sharing where each sensitive, i.e. key dependent, data x is divided into s pieces ( $\mathbf{x} = (x_1, \dots, x_s)$ ) such that  $x = x_1 \perp \dots \perp x_s$ . Throughout this paper, we consider Boolean masking where  $\perp$  is field addition denoted by  $\oplus$  and full threshold sharing where all s shares need to be combined to derive s. The exact value of s is chosen depending on the desired security level which is specified further for different flavors of masking below.

Each function f(x) = y of the cryptographic algorithm is calculated in a shared manner where  $f_i(\mathbf{x}) = y_i$ . Masking is *correct* if  $\bigoplus y_i = y$ .

d-Probing Model. It has been shown in [DFS15] that if a masked circuit achieves security under the d-probing model [ISW03] where each calculation is treated separately, independent of the timing of the circuit, then it also provides security against  $d^{\rm th}$ -order Side-Shannel Analysis under the independent leakage assumption. Similar to [RBN+15, FGP+17], we assume that an adversary probing a wire has information about all the intermediate values starting from the registers to the probed point of calculation. Note that this probing model is used specifically on hardware where glitches might occur in the circuit. As a result a d-probing adversary would acquire the knowledge of all the intermediate values used in all d probed wires.

#### 2.2.1 Threshold Implementation (TI)

This masking method, which is introduced by Nikova et al. [NRR06] for first-order security and extended by Bilgin et al. [BGN<sup>+</sup>14a] for higher-order security, is used widely on hardware since, unlike many masking schemes, it provides security under the non-ideal gate assumption. That is, the gates can glitch depending on prior inputs of that cycle before stabilizing without giving an advantage to an attacker. Below we repeat the non-completeness definition for completeness.

**Definition 1** (Non-completeness [BGN<sup>+</sup>14a]). The shared circuit  $\mathbf{f}$  of f is  $d^{\text{th}}$ -order non-complete if any combination of up to d component functions  $f_i$  is independent of at least one input share.

The lower bounds of number of input and output shares such that there always exists a sharing of an algebraic degree t function satisfying the above non-completeness property are given in  $[BGN^+14a]$  as follows:

$$s_{in} \geq td+1,$$
 (2)  
 $s_{out} \geq \begin{pmatrix} s_{in_{min}} \\ t \end{pmatrix}.$ 

This bound has then been used for a variety of algorithms and security orders [BNN<sup>+</sup>12, BGN<sup>+</sup>14b, BNN<sup>+</sup>14, BGN<sup>+</sup>15, BDN<sup>+</sup>14, CBR<sup>+</sup>15].

We provide the sharings of an AND/XOR gate  $(z = a \oplus bc)$  where  $(d, s_{in}, s_{out}) = (1, 3, 3)$  and  $(d, s_{in}, s_{out}) = (2, 5, 10)$  in Eqns. (3) and (10) (in App. A.2) respectively together with a graphical representation in Fig. 9 (in App. A.2). We refer to a sharing with  $s_{in} = s_{out} = s$  as an s-sharing.

$$z_{1} = a_{1} \oplus b_{1}c_{1} \oplus b_{1}c_{2} \oplus b_{2}c_{1},$$

$$z_{2} = a_{2} \oplus b_{2}c_{2} \oplus b_{2}c_{3} \oplus b_{3}c_{2},$$

$$z_{3} = a_{3} \oplus b_{3}c_{3} \oplus b_{1}c_{3} \oplus b_{3}c_{1}.$$
(3)

In order to satisfy the non-completeness property, the compression ( $\mathcal{C}$ ) from  $s_{out}$  to  $s_{in}$  shares must follow a synchronization layer such as registers. The first-order case becomes advantageous since  $s_{out} = s_{in}$  and this intermediate synchronization layer is not necessary enabling a one cycle implementation. If a sharing dissatisfies the non-completeness property, we call it a *complete* sharing.

Another property introduced by TI is a uniform sharing. Since we only use permutations in this paper, we use the simplified definition provided below.

**Definition 2** (Uniform Sharing [BNN<sup>+</sup>12]). The s-sharing of an n-bit permutation f(x) = y is uniform if its sharing  $\mathbf{f}(\mathbf{x}) = \mathbf{y}$  is an ns-bit permutation.

Note that this uniformity definition is compatible with the definition presented for higher-order security in [BGN<sup>+</sup>14a] when  $\mathbf{y}$  is taken as the sharing after compression. Moreover, if this property is satisfied for each step of a cryptographic algorithm, the algorithm provides univariate security without the need of additional randomness. It has been shown in [RBN<sup>+</sup>15] that uniformity condition is not enough for multi-variate security in the higher-order case. The authors show that it is possible to achieve higher-order multi-variate security for TI by inserting fresh randomness to each  $s_{out}$  output shares just before the compression. This refreshing ( $\mathcal{R}$ ) naturally provides a uniform sharing.

#### 2.2.2 Domain Oriented Masking (DOM)

In [GMK16], Gross *et al.* introduced  $d^{\text{th}}$ -order secure DOM-indep multiplier which uses  $s_{in} = d+1$  input shares and d(d+1)/2 units of randomness. DOM multiplier assumes  $s_{in}$  domains.

The sharing structure of DOM-indep multiplier uses d+1 input shares for hardware and is a follow up of Reparaz et al. [RBN<sup>+</sup>15] which provides security given only the independence of the shared input variables. The difference between DOM-indep as opposed to [RBN<sup>+</sup>15] multiplier is the significant randomness optimization, from  $(d+1)^2$  to d(d+1)/2. This optimized shared multiplier has been used in [GSM17a] to provide very small implementations of Keccak with higher-order security claim. We provide a DOM-indep AND gate (z=ab) where  $(d,s_{in},s_{out})=(1,2,4)$  and  $(d,s_{in},s_{out})=(2,3,9)$  in Eqn. 4 below and in Eqn. 11 in appendix. The parenthesis [.] and (.) represent the mandatory and optional synchronizations respectively and r refers to the randomness used for refreshing.

$$z_1 = (a_1b_1) \oplus [a_1b_2 \oplus r],$$
  
 $z_2 = [a_2b_1 \oplus r] \oplus (a_2b_2).$  (4)

In [GMK16] a second multiplier called DOM-dep multiplier is also introduced. DOM-dep has the advantage of not relying on the independently shared inputs assumption of other d+1 share schemes, such as DOM-indep and [RBN<sup>+</sup>15], while using less randomness. For details of DOM-dep multiplier and randomness reductions of DOM, we refer to the original paper. Here, we only focus on DOM-indep multiplier which was used in [GSM17a] and the non-completeness property. Therefore, we refer to DOM-indep as DOM for brevity.

# 3 Round-Based Implementations

KECCAK is implemented for a variety of platforms and constraints. The smallest round-based implementation claiming security against SCA is presented in [GSM17a] and uses DOM. In this section, we first show a potentially exploitable weakness of that round based implementation based on the failure of non-completeness property. We then verify the

observability of our claims on an FPGA using t-test based leakage detection. Finally, we discuss how a sharing using  $s_{in} \geq d+1$  shares should be implemented such that it satisfies the non-completeness property and the restrictions of such an implementation. Note that our analysis covers round-based implementations of any order but does not cover the serialized architectures presented in [GSM17a].

## 3.1 Analysis of DOM-Keccak

A traditional round-based implementation of Keccak receives the input of  $\theta$  from a register;  $\theta$ ,  $\rho$ ,  $\pi$ ,  $\chi$  and  $\iota$  operations are calculated within the same clock cycle and the output of  $\iota$  is written to a register. When we consider a d+1-share implementation, it is evident that  $\chi$ -refreshing needs to be separated from  $\chi$ -compression by registers to achieve non-completeness marking the end of the cycle. The difference between these two architectures are depicted in Figure 1.




Figure 1: Datapath of protected (blue) and unprotected round-based Keccak implementation with and without  $\chi$ -compression respectively.

The first-order implementation in [GSM17a] uses the sharing of  $\chi$  in Eqn. (5) up to the synchronization register. The randomness r is taken from another (independent) part of the state. The synchronization is performed only on the cross-domain shares  $S_2'[x]$  and  $S_3'[x]$  by using a register triggered on the negative edge of the clock while triggering the state register in the positive edge (double clocking). Analyzing each linear and nonlinear step individually as is done in [GSM17a], shows that each separate step is secure against first-order SCA. Moreover, it can easily be verified that the non-completeness property is satisfied in each separate step. However, the non-completeness of any implementation should be verified from register to register since the glitchy behavior can accumulate.

$$S'_{1}[x] \leftarrow S_{1}[x] \oplus (S_{1}[x+1] \oplus 1)S_{1}[x+2],$$

$$S'_{2}[x] \leftarrow S_{1}[x+1]S_{2}[x+2] \oplus r,$$

$$S'_{3}[x] \leftarrow S_{2}[x+1]S_{1}[x+2] \oplus r,$$

$$S'_{4}[x] \leftarrow S_{2}[x] \oplus (S_{2}[x+1] \oplus 1)S_{2}[x+2].$$
(5)

After analyzing one round of the aforementioned implementation, we noticed that the non-completeness property from register to register is not satisfied for 112 out of 200 round output bits invalidating a condition for security. Below we trace back the input shares used to calculate a specific bit of the state particularizing Eqn. (1) for first-order secure implementation. A graphical representation is also provided in Fig. 10 in App. A.3.1. We use  $S_i^f$  to refer to the output of f for share  $S_i$ .

Tracing back output bit  $S^{\chi}[4,1,0]$  of the  $\chi$  permutation:

$$\chi^{-1}: S_3^{\chi} [4,1,0] \leftarrow S_2^{\pi} [0,1,0] S_1^{\pi} [1,1,0] \oplus r$$

$$\pi^{-1}: S_2^{\pi} [0,1,0] \leftarrow S_2^{\rho} [3,0,0]$$

$$S_1^{\pi} [1,1,0] \leftarrow S_1^{\rho} [4,1,0]$$

$$\rho^{-1}: S_2^{\rho} [3,0,0] \leftarrow S_2^{\theta} [3,0,4]$$

$$S_1^{\rho} [4,1,0] \leftarrow S_1^{\theta} [4,1,4]$$

$$\theta_1^{-1}: S_2^{\theta} [3,0,4] \leftarrow S_2 [3,0,4] \oplus \bigoplus_{y'=0}^{4} S_2 [2,y',4] \oplus \bigoplus_{y'=0}^{4} S_2 [4,y',3]$$

$$S_1^{\theta} [4,1,4] \leftarrow S_1 [4,1,4] \oplus \bigoplus_{y'=0}^{4} S_1 [3,y',4] \oplus \sum_{y'=0}^{4} S_1 [0,y',3]$$

From these expressions it can be derived that the output bit  $S_3^{\chi}$  [4, 1, 0] of the non-linear layer depends, among others, on the input bits  $S_1$  [3, 0, 4] and  $S_2$  [3, 0, 4]. This means that all shares of [3, 0, 4] are used and hence, non-completeness fails. Note that similar complete output bits can also be found for higher-order implementations. We provide a second-order example in App. A.3.1.

#### 3.1.1 Evaluation

To illustrate the problem presented above we tested our first-order round-based DOM-KECCAK implementation that follows the structure depicted in Fig. 1 on FPGA. Note that we used our own implementation instead of the one provided by the authors of [GSM17a] in [Sch17]<sup>1</sup>. The differences between our design and that of [Sch17] are (1) we do not use negative-edge triggering for the cross-domain shares for ease of analysis leading to a two cycle per round implementation; and (2) we always use fresh randomness to ensure that a possible problem is not caused by the degradation of uniformity.

Platform. To evaluate our design, we deploy it into a Spartan-6 Xilinx FPGA on a Sakura-G board, which is specifically designed for side-channel evaluation. To reduce the noise during the evaluation we split the implementation into two different FPGAs: a control FPGA handles I/O with the host computer and supplies data in masked representation to the crypto FPGA. Crypto FPGA holds a PRNG, which generates the randomness for refreshing, and our masked Keccak designs. In order to get the cleanest possible traces, we clock the PRNG in the negative edge to avoid extra noise and use a very slow 3 MHz clock so that we are sure there is no overlap in the power consumption between cycles. The design is synthesized using the Xilinx tools with the property Keep Hierarchy set to yes, in order to avoid optimizations among the different blocks what would compromise the security of the design. We sample at 1.0GS/s with 2000 points per frame over two rounds and a half.

**TVLA.** We use non-specific test vector leakage assessment (TVLA) method described in [CMG<sup>+</sup>13] to detect leakage. Note that this t-test based leakage detection method is not used to mount an attack and retrieve the key. From a theoretical point of view, the presence of leakage is a necessary, but not sufficient condition for an attack to succeed.

<sup>&</sup>lt;sup>1</sup>Please note that we have contacted the authors of [GSM17a]. They have acknowledged our findings and provided an update of their implementation accordingly [GSM17b]




Figure 2: TVLA on our first-order DOM-KECCAK implementation. Left: Masks off with 20k measurements. Right: masks on with 55M measurements. From top to bottom: first-, second-, and third-order analysis respectively.

However, not observing leakage gives confidence to the designer. We choose our confidence level to be 99.9995% which corresponds to absolute t-values being greater than 4.5 for failure.

Two different tests are performed, namely, Fix vs. Random with masks off and with masks on. In both cases the idea is to compare the power consumption of the Keccak-f given to different states, the first one, chosen at random and fixed through all the encryptions and the second one, randomly chosen as well, that changes for every encryption. The test determines whether it is possible to distinguish between one another and hence, find potentially exploitable leakage depending on the state. When masks are off leakage is expected, since the countermeasures are switched off. On the other hand, when masks are on we expect no first-order leakage for a first-order implementation. We ensure that the initial sharing is done properly and focus our analysis only on the first two rounds of the cipher to validate our claims. All designs are analyzed under this same conditions in this work.

Figure 2 shows results of TVLA for 20 thousand traces when masks are off and 55 million traces when masks are on for a DOM-KECCAK implementation. In this case, although the leakage is reduced greatly, we see that the t-score goes over 4.5 for a significant number of sample points during both first and second rounds. We emphesize that we make no claims on this observation leading to a successful attack. Our goal is to make leakage assessment comparison between this implementation and our proposal which is presented in the next section.

#### 3.2 Non-Complete Round-Based Architecture

The question that naturally arises after this analysis is the root of the non-completeness failure. Clearly, it is important to take into account the effect of the linear layers in




Figure 3: One round structure of the naive fix, with refreshing  $(\mathcal{R})$  and compression  $(\mathcal{C})$  before  $\iota$ .




Figure 4: One round structure of NC-Keccak, with the state register after the linear permutations and  $\iota$  before the second layer of registers.

combination with the non-linear layer within a cycle, since  $\chi$  and the linear operations including  $\theta$  are secure individually. A detailed observation shows the following.

**Order of operations.** The order of linear and non-linear operations within a round is important. If the round structure of a cryptographic algorithm follows the traditional SPN approach where the linear operation follows the non-linear operation within a round, we would not observe this failure of non-completeness if the non-linear operation is non-complete. For higher orders, one still needs to ensure composibility, which is not the objective of this paper's discussion.

**Linear transformations.** The structure of KECCAK linear operations, in particular  $\theta$  which shuffles and *combines* several state bits, causes the non-completeness to fail when  $\chi$  is applied later. Operations  $\rho$  and  $\pi$  being simple wirings do not combine several bits and hence do not cause any problem.

Naive fix. Following above observations, one can clearly see that it suffices to introduce a register between the linear operations and  $\chi$  to secure the design. However, this new layer of registers increases the number of cycles required per round without a significant increase in maximum frequency. Fig. 3 illustrates this architecture. However, the main goal tried to achieve with a parallel implementation is a low-latency design, compared to a serial implementation that would have a higher latency but smaller area.

**Our design.** In order to reduce the latency, we push the state registers to after the linear operations, using this layer of registers to break the dependencies created by these operations. In this case we need two clock cycles to perform one round and hence 36 cycles for Keccak-f[200]. Figure 4 presents this structure, with which the implementation is fulfilling non-completeness. Note that it is possible to neg-edge clock the second layer of registers saving one clock cycle and reducing the area by approximately 2800GE. Here, we use two separate registers for clear analysis of the target difference.

#### 3.2.1 Evaluation

We present the results for our non-complete Keccak (NC-Keccak) for both first- and second-order implementations, which follow the structure described in Fig. 4. We kept exactly the same setup as in Section 3.1.1 for comparability. In the case of the first-order secure implementation no first-order leakage appears, while in the second-order neither first- nor second-order leakage appear up to 55 million traces. Fig. 5 presents these results.




Figure 5: TVLA on our first (left) and second-order (right) NC-Keccak implementations over 55M traces. From top to bottom: first-, second-, and third-order analysis respectively.

#### 3.3 Performance Analysis

To synthesize our designs we use Synopsys Design Compiler Version I-2013.12 with NanGate 45nm Open Cell Library. The synthesis is done by using the <code>-compile</code> command and setting the flag <code>-exact\_map</code> to avoid any optimization that could affect the security. The option <code>-no\_autoungroup</code> is set by default when using <code>-compile</code>. This way it keeps the hierarchy of the design so that no optimizations in between modules can happen. Table 1 shows the results for this section's implementations. Note that the number of random bits presented is for each round, i.e., for every two clock cycles, and can be reduced significantly using the ideas from [BDN<sup>+</sup>14, GSM17a, Dae17] which is not the goal of this paper. What is important is that the performance results with and without the suggested fix is comparable.

# 4 Unrolled Implementations

A typical way to gain low-latency is using an unrolled implementation where more than one round of the algorithm is implemented to finish within one cycle. Even though examples of such unprotected implementations exist, there are no such SCA protected implementations to our knowledge.

		ARE	A(GE)				Max.Freq.
DESIGN	χ	θ	State	Total	Rand.	Cycles	(MHz)
Plain	542.63	638.4	1 333	2759	-	18	1 136
DOM-Keccak 1st	9881*	1600	2667	17105	200	36	1087
NC-Keccak 1st	2613	1600	5 334*	17493	200	36	1300
DOM-Keccak 2nd	23177*	2400	4000	33535	600	36	1111
NC-Keccak 2nd	6 200	2 400	12 001*	35 223	600	36	1 205

Table 1: Synthesis results for the different designs

In what follows, we discuss the input and output shares on a unrolled implementations and their impact on the choice of security level in each round/layer. In order to do that, we first focus on unrolling a quadratic function twice, i.e. implementing two layers in one cycle. Then we generalize our observation to implement  $F = R^N \circ \cdots \circ R^1$  with N layers, each layer being a degree  $t_{R^i}$  function, in one cycle. We derive a formula of security order to consider in each layer  $(d_{R^i})$  without specifying the exact sharing or any claims on optimality.

## 4.1 Quadratic Functions

Let  $R^i$  be a quadratic round function  $(t_{R^i} = 2)$ , similar to that of KECCAK permutations. And let us initially target two rounds/layers,  $F = R^2 \circ R^1$ . That is, we want to share and calculate not a quadratic, but a quartic function  $(t_F = 4)$  in a cycle.

**First-order resistance.** For additional simplicity, let's assume  $R^i$  is composed of a series of AND gates. The dependency on the input bits for one output bit is provided in Fig. 6. The indices in the parenthesis describe the input shares used in each share of a particular intermediate variable given TI as the underlying sharing. It is clear that if we use a first-order secure sharing for the first layer (Fig. 6, left), the first layer would indeed be secure. However, the second layer which uses the first layer's output can not satisfy non-completeness, i.e. every output share of F would depend on all input shares of F.




Figure 6: Quartic operation with (left) first-order sharing and (right) second-order sharing for the first round/layer of operations.

Since the security degrades with each nonlinear layer due to combination of shares, and that we aim first-order security even at the last layer, we decided to define the security order of each layer by crawling backwards from a single output bit to input bits and observing the requirements. Moreover, we benefit from the  $d^{th}$ -order non-completeness

<sup>\*</sup> This number includes the registers layer needed before the compression

property. That is, we observe that first-order non-complete output bits of F requires each combination of two input shares of  $R^2$  being independent of the secret. That is any combination of two output shares of  $R^1$  should be independent of the input which is the definition of second-order non-completeness. Hence, if we implement  $R^1$  and  $R^2$  such that they satisfy second- and first-order non-completeness respectively, F would satisfy first-order non-completeness (Fig. 6, right).

**Second-order resistance.** We can repeat the same train of thought to analyze the security level each layer needs for second-order secure F. That is, if each combination of two output shares of  $\mathbb{R}^2$  is required to be independent of the secret, due to the nature of 2-input AND gate, each combination of four output shares of  $\mathbb{R}^1$  should be independent of the secret. This implies a fourth-order secure implementation for the first layer whereas a second-order secure implementation for the second layer.

**Linear layer.** It is only natural to question the impact of linear layers between quadratic operations. If we use a TI with td+1 sharing instead of a d+1 DOM-indep like sharing, we have the freedom to have dependent shared inputs in each layer leading to a trivial inclusion of linear layers by simply producing the  $j^{th}$  output shares using only  $j^{th}$  input shares. We emphasize here the importance of considering the non-completeness of the whole cycle instead of only nonlinear layers.

## 4.2 Extending the Methodology

The above observation can be extended to higher degree functions and more rounds. Consider  $F = \mathbb{R}^N \circ \cdots \circ \mathbb{R}^1$  where target security level for F is  $d_F$ . Similar to Section 4.1, we can crawl back to decide the security level desired in each layer by using the following recursive formula:

$$d_{R^{i}} = \begin{cases} d_{F} & \text{if } i = N, \\ t_{R^{i+1}} * d_{R^{i+1}} & \text{if } i < N \end{cases}$$
 (6)

Note that the above recursion is independent of the masking scheme. It neither specifies the particular sharing to be used in each layer for all possible functions nor necessarily provides the optimal result. Moreover, when higher-order SCA resistance is considered, the particularities of the refreshing layer becomes critical to provide multi-variate security. Clearly, the above formula does not specify the re-masking that should be used in order to provide multi-variate security for the whole algorithm. Hence, it should be taken as a suggested starting point rather than a complete recipe. One should always verify the security of the complete cycle and its composibility independently.

# 5 Speeding Up Keccak Implementations

Our goal in this section is to push the limits of low-latency masked Keccak implementation using standard CMOS-like cells. Clearly, it is challenging to provide a secure unrolled implementation of Keccak that calculates more than one round in one clock cycle using a  $s_{in} = d + 1$  share masking scheme due to its high diffusion per round possibly causing dependencies in shared input variables. However, TI becomes advantageous in this setting with its increased number of shares and security even with dependent shares inputs.

We first discuss following Eqn. (6) where TI is used as the masking scheme and  $s_{in}$  is taken as the minimum from Eqn. (2). We elaborate on the challenges we had and the possibility of using another TI sharing with bigger  $s_{in}$  to reduce the cost and increase performance. Our security analysis and synthesis results indicate that this is the fastest protected hardware implementation published to this date.

## 5.1 First Attempt for Keccak

According to Eqn. (2), a first-order SCA resistant implementation of a quartic function requires  $s_{in} \geq 5$  shares given the algebraic normal form (ANF) of this function. However, for Keccak and many other algorithms alike having a non-complete and uniform sharing based on the ANF of F is not trivial due to the high diffusion of state bits. For such algorithms having a systematic approach such as the one described in Section 4 can be useful.

**Sharing**  $R^1$ . Following Eqn. 6 we start with a second-order non-complete TI sharing with  $s_{in} = 5$  and  $s_{out} = 10$  (5  $\rightarrow$  10) for  $R^1$ . We provide the output dependencies on the input shares for one such sharing in Eqn. (7). The exact sharing, which is detailed in App. A.4.1, is based on the sharing of an AND/XOR gate introduced in [BGN<sup>+</sup>14a]. It can be verified that every combination of two outputs is independent of at least one input share.

$$S'_{1} = f_{1}(S_{1}, S_{2}) S'_{6} = f_{6}(S_{1}, S_{3})$$

$$S'_{2} = f_{2}(S_{2}, S_{3}) S'_{7} = f_{7}(S_{3}, S_{5})$$

$$S'_{3} = f_{3}(S_{3}, S_{4}) S'_{8} = f_{8}(S_{5}, S_{2})$$

$$S'_{4} = f_{4}(S_{4}, S_{5}) S'_{9} = f_{9}(S_{2}, S_{4})$$

$$S'_{5} = f_{5}(S_{5}, S_{1}) S'_{10} = f_{10}(S_{4}, S_{1})$$

$$(7)$$

Sharing  $R^2$ . When we choose the sharing of  $R^2$  that makes it first-order secure, we also need to ensure that the non-completeness holds when  $R^1$  and  $R^2$  are combined. Due to the linear layer of Keccak-f, the AND gates in  $R^2$  depend on the outputs of more than two AND gates of  $R^1$ . Hence, not every first-order non-complete sharing of  $R^2$  leads to a non-complete F. Moreover, even though many direct  $10 \to 10$  sharings of  $R^2$  satisfying the above restriction can be derived following a simple procedure, clearly we prefer a compatible first-order secure non-complete sharing for  $R^2$  where  $s_{in} = 10$  and  $s_{out} = 5$   $(10 \to 5)$  in order to avoid further increase in number of shares. Hereon, we call a sharing where  $s_{in} > s_{out}$  a compression sharing. Note other other examples of compression sharings can be found in literature [BGN<sup>+</sup>15, BGN<sup>+</sup>14b].

For a target of  $10 \to 5$  compression sharing, we need to be careful since many shares are combined. Eqn. (8) illustrates the input-output dependency of one possible sharing for  $\mathbb{R}^2$ . We provide the exact sharing we use in App. A.4.2.

$$S_{1}'' = f_{1}(S_{1}', S_{2}', S_{3}', S_{6}', S_{9}', S_{10}') \quad \text{(Missing input } S_{5})$$

$$S_{2}'' = f_{2}(S_{1}', S_{2}', S_{5}', S_{6}', S_{7}', S_{8}') \quad \text{(Missing input } S_{4})$$

$$S_{3}'' = f_{3}(S_{1}', S_{4}', S_{5}', S_{8}', S_{9}', S_{10}') \quad \text{(Missing input } S_{3})$$

$$S_{4}'' = f_{4}(S_{3}', S_{4}', S_{5}', S_{6}', S_{7}', S_{10}') \quad \text{(Missing input } S_{2})$$

$$S_{5}'' = f_{5}(S_{2}', S_{3}', S_{4}', S_{7}', S_{8}', S_{9}') \quad \text{(Missing input } S_{1})$$

## 5.2 Our Final Design

#### 5.2.1 Optimized Sharings

The greatest area contributor of a Keccak parallel implementation, is the  $\chi$  step. The number of gates in the non-linear operation scales with the number of input shares as follows:

- Number of AND gates =  $\begin{pmatrix} s_{in} \\ 2 \end{pmatrix} + s_{in}$
- Number of XOR gates =  $\begin{pmatrix} s_{in} \\ 2 \end{pmatrix} + s_{in}$
- Number of NOT gates =  $s_{in}$

The area overhead of  $R^2$  caused by increasing the number of shares to 10 is significant. Therefore, we decided to look for another sharing for the first layer that produces less outputs. One possible option would be the  $6 \to 7$  sharing proposed in [BGN<sup>+</sup>14a]. On the other hand, by investigating further we found  $6 \to 6$  sharings for both layers which provides first-order non-completeness when combined. The abstract sharings and the exact equations are provided in Eqn. (9), and in App. A.4.3 and A.4.4 respectively.

$$S'_{1} = f_{1}(S_{1}, S_{2}, S_{3}) \qquad S''_{1} = f_{1}(S'_{4}, S'_{5}, S'_{6}) \quad \text{(Missing input } S_{1})$$

$$S'_{2} = f_{2}(S_{1}, S_{4}, S_{5}) \qquad S''_{2} = f_{2}(S'_{2}, S'_{3}, S'_{5}) \quad \text{(Missing input } S_{2})$$

$$S'_{3} = f_{3}(S_{1}, S_{4}, S_{6}) \qquad S''_{3} = f_{3}(S'_{2}, S'_{3}, S'_{4}) \quad \text{(Missing input } S_{3}) \qquad (9)$$

$$S'_{4} = f_{4}(S_{2}, S_{5}, S_{6}) \qquad S''_{4} = f_{4}(S'_{1}, S'_{4}, S'_{5}) \quad \text{(Missing input } S_{4})$$

$$S'_{5} = f_{5}(S_{3}, S_{5}, S_{6}) \qquad S''_{5} = f_{5}(S'_{1}, S'_{3}, S'_{6}) \quad \text{(Missing input } S_{5})$$

$$S'_{6} = f_{6}(S_{2}, S_{3}, S_{4}) \qquad S''_{6} = f_{6}(S'_{1}, S'_{2}, S'_{6}) \quad \text{(Missing input } S_{6})$$

With this sharing we are able to reduce the area considerably without failing non-completeness.

## 5.2.2 Performance Analysis

We present the performance results for two round unrolled implementation using the sharings presented in Sections 5.1 and 5.2.1 in Table 2 for comparison.

The cost of  $\chi^1$  and  $\theta^1$  indicates that  $R^1$  in  $5 \to 10 \to 5$  sharing is a bit cheaper than the one using  $6 \to 6 \to 6$ . However,  $\chi^2$  of  $5 \to 10 \to 5$  is significantly more expensive due to the greater number of inputs as expected. In the  $6 \to 6 \to 6$  scheme the state register is a bit bigger since there is one more share to store. All things considered, the area reduction of our design compared to a first attempt is clear.

Given the results, it is possible to see that the time needed for a single encryption is 20.61ns when synthesizing the design with the NanGate 45nm library.

Table 2: Keccak-f[200] first-order secure unrolled implementations' performance results using NanGate 45nm library. Comparison with Parallel implementations from [BDN<sup>+</sup>14] and PARALLEL double clocked and PARALLEL pipelined from [GSM17b]

				Max.Freq.				
DESIGN	$\chi^1$	$\chi^2$	$\theta^1$	$\theta^2$	State	Total	Cycles	(MHz)
$5 \rightarrow 10 \rightarrow 5$	13.53	59.89	4.28	9.75	6.7	99.34	9	395.25
$6 \rightarrow 6 \rightarrow 6$	22.40	22.16	5.66	5.66	8.03	70.12	9	436.7
			Previou	s work*				
$3 sh [BDN^{+}14]$	-	-	-	-	27.2	116.6	25	592
4sh [BDN+14]	-	-	-	-	36.3	139.4	24	588
D.c. [GSM17b]**	-	-	-	-	38.9	100.5	48	803.9
Pipel. [GSM17b]**	-	-	-	-	36.8	111.8	72	837.5

<sup>\*</sup> Implementations of Keccak-f[1600]

<sup>\*\*</sup> Results gathered with library UMC 130nm

#### 5.2.3 Evaluation

We evaluate the optimized design using the  $6 \to 6 \to 6$  sharing. The test is done under the conditions already presented in Section 3.1.1. Since this implementation is much faster than the previous ones, the analysis covers 10 rounds of the cipher.

The results are presented in Fig. 7 for masks off and masks on. It is possible to appreciate that the countermeasures indeed prevent leakage from appearing in the first-order. Moreover, we observe no leakage in the second or in the third order t-test using 55 million measurements. We attribute this to the noise introduced by the large number of shares used. Therefore, we can affirm this is the fastest first-order SCA resistant Keccak implementation published to this date.




Figure 7: TVLA on first-order secure double round KECCAK implementation. Left: Masks off. Right: masks on. From top to bottom: first-, second- and third- order analysis.

## 6 Conclusions

In this work we presented, on the one hand, a flaw in previous round based Keccak secure implementations on hardware and how to address this issue. We propose this solution for Keccak permutations, but it is also applicable to other algorithms that concatenate several linear and non-linear operations. On the other hand, we introduced a method to speed up masked hardware implementations. Thus, by applying this method, the fastest SCA secure Keccak implementation is presented.

# Acknowledgments

This work was partially supported by COST Action (IC1306) through an STSM grant to George Petrides, by the Research Council KU Leuven (C16/15/058), by the NIST Research Grant 60NANB15D346 and by the Bulgarian National Science Fund, Contract No. 12/8,

15.12.2017. Begül Bilgin is a Postdoctoral Fellow of the Fund for Scientific Research - Flanders (FWO). George Petrides is also affiliated to Eclat Enterprises Ltd, Cyprus.

## References

- [BDN+14] B. Bilgin, J. Daemen, V. Nikov, S. Nikova, V. Rijmen, and G. Van Assche. Efficient and first-order dpa resistant implementations of keccak. in CARDIS, volume 8419 of LNCS pp 187-199, June 2014.
- [BDP<sup>+</sup>16a] G. Bertoni, J. Daemen, M. Peeters, G. Van Assche, and R. Van Keer. Caesar submission: Ketje v2, September 2016.
- [BDP+16b] G. Bertoni, J. Daemen, M. Peeters, G. Van Assche, and R. Van Keer. Caesar submission: Keyak v2, September 2016.
- [BDPA10a] G. Bertoni, J. Daemen, M. Peeters, and G. Van Assche. Building power analysis resistant implementations of keccak. Second SHA-3 candidate conference, August 2010.
- [BDPA10b] G. Bertoni, J. Daemen, M. Peeters, and G. Van Assche. The keccak reference. http://http://keccak.noekeon.org/, January 2010.
- [BGN<sup>+</sup>14a] B. Bilgin, B. Gierlichs, S. Nikova, V. Nikov, and V. Rijmen. Higher-order threshold implementations. In ASIACRYPT, volume 8874 of LNCS, pages 326-343. Springer, 2014.
- [BGN<sup>+</sup>14b] B. Bilgin, B. Gierlichs, S. Nikova, V. Nikov, and V. Rijmen. A more efficient aes threshold implementation. In D. Pointcheval and Damien Vergnaud, editors, *Progress in Cryptology-AFRICACRYPT 2014*, volume 8469 of *Lecture Notes in Computer Science*, pages 267–284. Springer International Publishing, 2014.
- [BGN<sup>+</sup>15] B. Bilgin, B. Gierlichs, S. Nikova, V. Nikov, and V. Rijmen. Trade-offs for threshold implementations illustrated on AES. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 34(7):1188–1200, July 2015.
- [BNN<sup>+</sup>12] B. Bilgin, S. Nikova, V. Nikov, V. Rijmen, and G. Stütz. Threshold implementations of all  $3\times 3$  and  $4\times 4$  s-boxes. In Emmanuel Prouff and Patrick Schaumont, editors, Cryptographic Hardware and Embedded Systems-CHES 2012, volume 7428 of Lecture Notes in Computer Science, pages 76–91. Springer Berlin Heidelberg, 2012.
- [BNN<sup>+</sup>14] B. Bilgin, S. Nikova, V. Nikov, V. Rijmen, N. Tokareva, and V. Vitkup. Threshold implementations of small s-boxes. *Cryptography and Communications*, pages 1–31, 2014.
- [CBR<sup>+</sup>15] T. De Cnudde, B. Bilgin, O. Reparaz, V. Nikov, and S. Nikova. Higher-order threshold implementation of the AES s-box. In Naofumi Homma and Marcel Medwed, editors, Smart Card Research and Advanced Applications 14th International Conference, CARDIS 2015, Bochum, Germany, November 4-6, 2015. Revised Selected Papers, volume 9514 of Lecture Notes in Computer Science, pages 259–272. Springer, 2015.

- [CMG<sup>+</sup>13] J. Cooper, E. De Mulder, G. Goodwill, J. Jaffe, G. Kenworthy, and P. Rohatgi. Test vector leakage assessment (TVLA) methodology in practice. International Cryptographic Module Conference, 2013. http://icmc-2013.org/wp/wp-content/uploads/2013/09/goodwillkenworthtestvector.pdf.
- [Dae17] J. Daemen. Changing of the guards: A simple and efficient method for achieving uniformity in threshold sharing. In Wieland Fischer and Naofumi Homma, editors, Cryptographic Hardware and Embedded Systems CHES 2017 19th International Conference, Taipei, Taiwan, September 25-28, 2017, Proceedings, volume 10529 of Lecture Notes in Computer Science, pages 137–153. Springer, 2017.
- [DFS15] A. Duc, S. Faust, and F.-X. Standaert. *Making Masking Security Proofs Concrete*, pages 401–429. Springer Berlin Heidelberg, Berlin, Heidelberg, 2015.
- [FGP+17] S. Faust, V. Grosso, S. Merino Del Pozo, C. Paglialonga, and F.-X. Standaert. Composable masking schemes in the presence of physical defaults and the robust probing model. Cryptology ePrint Archive, Report 2017/711, 2017. http://eprint.iacr.org/2017/711.
- [GMK16] H. Gross, S. Mangard, and T. Korak. Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order. Cryptology ePrint Archive, Report 2016/486, 2016. http://eprint.iacr.org/2016/486.
- [GMO01] K. Gandolfi, C. Mourtel, and F. Olivier. Electromagnetic analysis: Concrete results. In Çetin K. Koç, David Naccache, and Christof Paar, editors, *Crypto-graphic Hardware and Embedded Systems-CHES 2001*, volume 2162 of *LNCS*, pages 251–261. Springer Berlin Heidelberg, 2001.
- [GSM17a] H. Gross, D. Schaffenrath, and S. Mangard. Higher-order side-channel protected implementations of keccak. In 2017 Euromicro Conference on Digital System Design (DSD), pages 205–212, Aug 2017.
- [GSM17b] H. Gross, D. Schaffenrath, and S. Mangard. Higher-order side-channel protected implementations of keccak. Cryptology ePrint Archive, Report 2017/395, 2017. https://eprint.iacr.org/2017/395.
- [ISW03] Y. Ishai, A. Sahai, and D. Wagner. *Private Circuits: Securing Hardware against Probing Attacks*, pages 463–481. Springer Berlin Heidelberg, Berlin, Heidelberg, 2003.
- [KJJ99] P. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In Advances in Cryptology - CRYPTO '99, 19th Annual International Cryptology Conference, Santa Barbara, California, USA, August 15-19, 1999, Proceedings, pages 388-397, 1999.
- [NIS15] NIST. SHA-3 Standard: Permutation-based Hash and Extendable Output Functions. 2015.
- [NRR06] S. Nikova, C. Rechberger, and V. Rijmen. Threshold implementations against side-channel attacks and glitches. In ICICS, volume 4307 of LNCS, pages 529-545. Springer, 2006.
- [NRS08] S. Nikova, V. Rijmen, and M. Schlaffer. Secure hardware implementation of non-linear functions in the presence of glitches. In ICISC, volume 5461 of LNCS, pages 218-234. Springer, 2008.

- [NRS11] S. Nikova, V. Rijmen, and M. Schlaffer. Secure hardware implementation of non-linear functions in the presence of glitches. J. Cryptology, 24(2):292-321, 2011.
- [RBN+15] O. Reparaz, B. Bilgin, S. Nikova, B. Gierlichs, and I. Verbauwhede. Consolidating Masking Schemes, pages 764–783. Springer Berlin Heidelberg, Berlin, Heidelberg, 2015.
- [Sch17] D. Schaffenrath. Dom protected hardware implementations of keccak. https://github.com/hgrosz/keccak\_dom, 2017.

## A Appendix

## A.1 Keccak Round Steps




Figure 8: Keccak-f[200] state and steps [BDPA10b].

## A.2 Second-order Masking

## A.2.1 Threshold Implementation (TI)

$$\begin{aligned}
 z_1 &= a_1 \oplus b_1 c_1 \oplus b_1 c_5 \oplus b_5 c_1 \\
 z_3 &= a_3 \oplus b_3 c_3 \oplus b_1 c_3 \oplus b_3 c_1 \\
 z_5 &= a_5 \oplus b_5 c_5 \oplus b_2 c_5 \oplus b_5 c_2 \\
 z_7 &= b_2 c_4 \oplus b_4 c_2 \\
 z_9 &= b_3 c_5 \oplus b_5 c_3
 \end{aligned}
 \qquad
 \begin{aligned}
 z_2 &= a_2 \oplus b_2 c_2 \oplus b_1 c_2 \oplus b_2 c_1 \\
 z_4 &= a_4 \oplus b_4 c_4 \oplus b_1 c_4 \oplus b_4 c_1 \\
 z_6 &= b_2 c_3 \oplus b_3 c_2 \\
 z_8 &= b_3 c_4 \oplus b_4 c_3 \\
 z_9 &= b_3 c_5 \oplus b_5 c_3
 \end{aligned}
 \tag{10}$$

#### A.2.2 Domain Oriented Masking (DOM)

$$z_{1} = (a_{1}b_{1}) \oplus [a_{1}b_{2} \oplus r_{1}] \oplus [a_{1}b_{3} \oplus r_{2}],$$

$$z_{2} = [a_{2}b_{1} \oplus r_{1}] \oplus (a_{2}b_{2}) \oplus [a_{2}b_{3} \oplus r_{3}],$$

$$z_{3} = [a_{3}b_{1} \oplus r_{2}] \oplus [a_{3}b_{2} \oplus r_{3}] \oplus (a_{3}b_{3}).$$
(11)

# A.3 Non-completeness Failure in Round-Based DOM Implementation

#### A.3.1 First Order.

Fig. 10 presents graphically what is demonstrated in Eqn.6 numerically:  $\,$ 

## A.3.2 Second Order.

Here we trace back two of the bits that together fail non-completeness in the second-order implementation, following the same idea as for the first-order case:




Figure 9: First- and second-order threshold implementation with randomness [RBN+15].

#### First bit

$$\begin{array}{lll} \chi^{-1}: & S_{2}^{\chi}\left[0,0,7\right] & \rightarrow S_{2}^{\pi}\left[0,0,7\right] \oplus S_{2}^{\pi}\left[1,0,7\right] S_{2}^{\pi}\left[2,0,7\right] \\ \pi^{-1}: & S_{2}^{\pi}\left[0,0,7\right] & \rightarrow S_{2}^{\rho}\left[0,0,7\right] \\ & S_{2}^{\pi}\left[1,0,7\right] & \rightarrow S_{2}^{\rho}\left[1,1,7\right] \\ & S_{2}^{\pi}\left[2,0,7\right] & \rightarrow S_{2}^{\rho}\left[2,2,7\right] \\ \\ \rho^{-1}: & S_{2}^{\rho}\left[0,0,7\right] & \rightarrow S_{2}^{\theta}\left[0,0,7\right] \\ & S_{2}^{\rho}\left[1,1,7\right] & \rightarrow S_{2}^{\theta}\left[1,1,3\right] \\ & S_{2}^{\rho}\left[2,2,7\right] & \rightarrow S_{2}^{\theta}\left[2,2,4\right] \\ \\ \theta_{1}^{-1}: & S_{2}^{\theta}\left[0,0,7\right] & \rightarrow S_{2}\left[0,0,7\right] \oplus \bigoplus_{y'=0}^{4} S_{2}\left[4,y',7\right] \oplus \bigoplus_{y'=0}^{4} S_{2}\left[1,y',6\right] \\ & S_{2}^{\theta}\left[1,1,3\right] & \rightarrow S_{2}\left[1,1,3\right] \oplus \bigoplus_{y'=0}^{4} S_{2}\left[0,y',3\right] \oplus \sum_{y'=0}^{4} S_{2}\left[2,y',2\right] \\ & S_{2}^{\theta}\left[2,2,4\right] & \rightarrow S_{2}\left[2,2,4\right] \oplus \bigoplus_{y'=0}^{4} S_{2}\left[1,y',4\right] \oplus \sum_{y'=0}^{4} S_{2}\left[3,y',3\right] \end{array}$$




Figure 10: Tracing back output bit  $C^{\chi}$  [4, 1, 0].

#### Second bit

$$\begin{array}{lll} \chi^{-1}: & S_{6}^{\chi}\left[2,0,5\right] & \to S_{1}^{\pi}\left[4,0,5\right]S_{3}^{\pi}\left[3,0,5\right] \\ \\ \pi^{-1}: & S_{1}^{\pi}\left[4,0,5\right] & \to S_{1}^{\rho}\left[4,4,5\right] \\ & S_{3}^{\pi}\left[3,0,5\right] & \to S_{3}^{\rho}\left[3,3,5\right] \\ \\ \rho^{-1}: & S_{1}^{\rho}\left[4,4,5\right] & \to S_{1}^{\theta}\left[4,4,7\right] \\ & S_{3}^{\rho}\left[3,3,5\right] & \to S_{3}^{\theta}\left[3,3,0\right] \\ \\ \theta_{1}^{-1}: & S_{1}^{\theta}\left[4,4,7\right] & \to S_{1}\left[4,4,7\right] \oplus \bigoplus_{y'=0}^{4}S_{1}\left[3,y',7\right] \oplus \bigoplus_{y'=0}^{4}S_{1}\left[0,y',6\right] \\ \\ S_{3}^{\theta}\left[3,3,0\right] & \to S_{3}\left[3,3,0\right] \oplus \bigoplus_{y'=0}^{4}S_{3}\left[2,y',0\right] \oplus \sum_{y'=0}^{4}S_{3}\left[4,y',7\right] \end{array}$$

## A.4 Double round sharings

#### $\textbf{A.4.1} \quad 5 \rightarrow 10$

```
S_{1}'[x] \leftarrow S_{1}[x] \oplus (S_{1}[x+1] \oplus 1)S_{1}[x+2] \oplus S_{1}[x+1]S_{2}[x+2] \oplus S_{2}[x+1]S_{1}[x+2]
S_{2}'[x] \leftarrow S_{2}[x] \oplus (S_{2}[x+1] \oplus 1)S_{2}[x+2] \oplus S_{2}[x+1]S_{3}[x+2] \oplus S_{3}[x+1]S_{2}[x+2]
S_{3}'[x] \leftarrow S_{3}[x] \oplus (S_{3}[x+1] \oplus 1)S_{3}[x+2] \oplus S_{3}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{3}[x+2]
S_{4}'[x] \leftarrow S_{4}[x] \oplus (S_{4}[x+1] \oplus 1)S_{4}[x+2] \oplus S_{4}[x+1]S_{5}[x+2] \oplus S_{5}[x+1]S_{4}[x+2]
S_{5}'[x] \leftarrow S_{5}[x] \oplus (S_{5}[x+1] \oplus 1)S_{5}[x+2] \oplus S_{5}[x+1]S_{1}[x+2] \oplus S_{1}[x+1]S_{5}[x+2]
S_{6}'[x] \leftarrow S_{1}[x+1]S_{3}[x+2] \oplus S_{3}[x+1]S_{1}[x+2]
S_{7}'[x] \leftarrow S_{3}[x+1]S_{5}[x+2] \oplus S_{5}[x+1]S_{3}[x+2]
S_{8}'[x] \leftarrow S_{5}[x+1]S_{2}[x+2] \oplus S_{2}[x+1]S_{5}[x+2]
S_{9}'[x] \leftarrow S_{2}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{2}[x+2]
S_{1}'[x] \leftarrow S_{4}[x+1]S_{1}[x+2] \oplus S_{1}[x+1]S_{4}[x+2]
```

#### $\textbf{A.4.2} \quad 10 \rightarrow 5$

```
S_1'[x] \quad \leftarrow \quad S_1[x] \oplus S_1[x+2] \oplus S_2[x] \oplus S_2[x+2] \oplus S_1[x+1] \\ S_2[x+2] \oplus S_1[x+1] \\ S_3[x+2] \oplus S_3[x+1] \\ S_1[x+2] \oplus S_3[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                                   S_1[x+1]S_1[x+2] \oplus S_1[x+1]S_6[x+2] \oplus S_1[x+1]S_9[x+2] \oplus S_1[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{
                                                                                                                                                                                                                                                                                                                                                                                   S_2[x+1]S_6[x+2] \oplus S_2[x+1]S_9[x+2] \oplus S_2[x+1]S_2[x+2] \oplus S_2[x+1]S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{10
                                                                                                                                                                                                                                                                                                                                                                                   S_{10}[x+1]S_2[x+2] \oplus S_3[x+1]S_6[x+2] \oplus S_3[x+1]S_9[x+2] \oplus S_3[x+1]S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_
                                                                                                                                                                                                                                                                                                                                                                                   S_{6}[x+1]S_{9}[x+2] \oplus S_{9}[x+1]S_{6}[x+2] \oplus S_{6}[x+1]S_{10}[x+2] \oplus S_{9}[x+1]S_{10}[x+2] \oplus S_{9}[x+1]S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{10}[x
                                                                                                                                                                                                                                                                                                                                                                                   S_2[x+1]S_3[x+2]
S_2'[x] \quad \leftarrow \quad S_5[x] \oplus S_5[x+2] \oplus S_6[x] \oplus S_6[x+2] \oplus S_2[x+1] \\ S_1[x+2] \oplus S_1[x+1] \\ S_5[x+2] \oplus S_6[x+1] \\ S_1[x+2] \oplus S_6[x+1] \\
                                                                                                                                                                                                                                                                                                                                                                                   S_1[x+1]S_7[x+2] \oplus S_7[x+1]S_1[x+2] \oplus S_1[x+1]S_8[x+2] \oplus S_2[x+1]S_5[x+2] \oplus S_7[x+1]S_7[x+2] \oplus S_7[x+2] \oplus S_7[x
                                                                                                                                                                                                                                                                                                                                                                                   S_{6}[x+1]S_{2}[x+2] \oplus S_{2}[x+1]S_{7}[x+2] \oplus S_{2}[x+1]S_{8}[x+2] \oplus S_{5}[x+1]S_{6}[x+2] \oplus S_{6}[x+1]S_{6}[x+2] \oplus S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x+1]S_{6}[x
                                                                                                                                                                                                                                                                                                                                                                                   S_5[x+1]S_5[x+2] \oplus S_6[x+1]S_6[x+2] \oplus S_6[x+1]S_7[x+2] \oplus S_6[x+1]S_8[x+2] \oplus S_6[x+1]S_7[x+2] \oplus S_6[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                                   S_8[x+1]S_6[x+2] \oplus S_7[x+1]S_8[x+2] \oplus S_5[x+1]S_8[x+2] \oplus S_5[x+1]S_7[x+2] \oplus S_7[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                                   S_5[x+1]S_2[x+2]
     S_3'[x] \quad \leftarrow \quad S_4[x] \oplus S_4[x+2] \oplus S_8[x] \oplus S_8[x+2] \oplus S_4[x+1] \\ S_4[x+2] \oplus S_8[x+1] \\ S_8[x+2] \oplus S_1[x+1] \\ S_4[x+2] \oplus S_8[x+1] \\ S_8[x+2] \oplus S_8[x+1] \\ S_8[x+2] \oplus S_8[x+1] \\ S_8[x+2] \oplus S_8[x+1] \\ S_8[x+2] \oplus S_8[x+1] \\ S_8[x+1] \\
                                                                                                                                                                                                                                                                                                                                                                                   S_4[x+1]S_1[x+2] \oplus S_5[x+1]S_1[x+2] \oplus S_8[x+1]S_1[x+2] \oplus S_9[x+1]S_1[x+2] \oplus S_1[x+1]S_1[x+2] \oplus S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S_1[x+1]S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       (13)
                                                                                                                                                                                                                                                                                                                                                                                   S_4[x+1]S_5[x+2] \oplus S_4[x+1]S_8[x+2] \oplus S_4[x+1]S_9[x+2] \oplus S_9[x+1]S_4[x+2] \oplus S_9[x+1]S_9[x+2] \oplus S_9[x+2] \oplus S_9[x+
                                                                                                                                                                                                                                                                                                                                                                                   S_4[x+1]S_{10}[x+2] \oplus S_8[x+1]S_5[x+2] \oplus S_5[x+1]S_9[x+2] \oplus S_9[x+1]S_5[x+2] \oplus S_9[x+1]S_9[x+2] \oplus S_9[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                                   S_5[x+1]S_{10}[x+2] \oplus S_8[x+1]S_9[x+2] \oplus S_8[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_8[x+2] \oplus S_{10}[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                             S_{10}[x+1]S_9[x+2] \oplus S_{10}[x+1]S_1[x+2]
S_4'[x] \quad \leftarrow \quad S_3[x] \oplus S_3[x+2] \oplus S_{10}[x] \oplus S_{10}[x+2] \oplus S_3[x+1] \\ S_3[x+2] \oplus S_{10}[x+1] \\ S_{10}[x+2] \oplus S_3[x+1] \\ S_4[x+2] \oplus S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{10}[x+2] \\ \oplus S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{10}[x+2] \\ \oplus S_{10}[x+2] \oplus S_{10}[x+2] \oplus S_{10}[x+2] \\ \oplus 
                                                                                                                                                                                                                                                                                                                                                                                   S_3[x+1]S_5[x+2] \oplus S_5[x+1]S_3[x+2] \oplus S_6[x+1]S_3[x+2] \oplus S_3[x+1]S_7[x+2] \oplus S_7[x+2] \oplus
                                                                                                                                                                                                                                                                                                                                                                                   S_5[x+1]S_4[x+2] \oplus S_4[x+1]S_6[x+2] \oplus S_6[x+1]S_4[x+2] \oplus S_4[x+1]S_7[x+2] \oplus S_6[x+1]S_7[x+2] \oplus S_6[x+1]S_7[x+2] \oplus S_7[x+2] \oplus S_7[x
                                                                                                                                                                                                                                                                                                                                                                                   S_{10}[x+1]S_4[x+2] \oplus S_6[x+1]S_5[x+2] \oplus S_7[x+1]S_5[x+2] \oplus S_{10}[x+1]S_5[x+2] \oplus S_{1
                                                                                                                                                                                                                                                                                                                                                                                   S_7[x+1]S_6[x+2] \oplus S_{10}[x+1]S_6[x+2] \oplus S_7[x+1]S_{10}[x+2] \oplus S_{10}[x+1]S_7[x+2] \oplus S_7[x+1]S_7[x+2] \oplus S_7[x+2] \oplus S_7[x+2]
                                                                                                                                                                                                                                                                                                                                                                                   S_{10}[x+1]S_3[x+2]
S_{5}'[x] \quad \leftarrow \quad S_{7}[x] \oplus S_{7}[x+2] \oplus S_{9}[x] \oplus S_{9}[x+2] \oplus S_{7}[x+1] \\ S_{7}[x+2] \oplus S_{9}[x+1] \\ S_{9}[x+2] \oplus S_{3}[x+1] \\ S_{2}[x+2] \oplus S_{3}[x+2] \oplus S_{4}[x+2] \oplus S_{5}[x+2] \oplus S_{5
                                                                                                                                                                                                                                                                                                                                                                             S_2[x+1]S_4[x+2] \oplus S_4[x+1]S_2[x+2] \oplus S_7[x+1]S_2[x+2] \oplus S_8[x+1]S_2[x+2] \oplus S_7[x+1]S_2[x+2] \oplus S_7[x+2] \oplus S_7[
                                                                                                                                                                                                                                                                                                                                                                                   S_4[x+1]S_3[x+2] \oplus S_7[x+1]S_3[x+2] \oplus S_8[x+1]S_3[x+2] \oplus S_9[x+1]S_3[x+2] \oplus S_9[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S_3[x+1]S
                                                                                                                                                                                                                                                                                                                                                                                   S_7[x+1]S_4[x+2] \oplus S_8[x+1]S_4[x+2] \oplus S_8[x+1]S_7[x+2] \oplus S_9[x+1]S_7[x+2] \oplus S_9[x+1]S_7
```

 $S_9[x+1]S_8[x+2] \oplus S_7[x+1]S_9[x+2] \oplus S_3[x+1]S_8[x+2] \oplus S_9[x+1]S_2[x+2]$ 

#### A.4.3 First layer $6 \rightarrow 6$

$$S_1'[x] \leftarrow S_2[x] \oplus (S_2[x+1] \oplus 1)S_2[x+2] \oplus S_1[x+1]S_2[x+2] \oplus S_2[x+1]S_1[x+2] \oplus S_1[x+1]S_3[x+2] \oplus S_3[x+1]S_1[x+2] \oplus S_2[x+1]S_3[x+2] \oplus S_3[x+1]S_2[x+2]$$

$$S_2'[x] \leftarrow S_5[x] \oplus (S_5[x+1] \oplus 1)S_5[x+2] \oplus S_1[x+1]S_4[x+2] \oplus S_4[x+1]S_1[x+2] \oplus S_1[x+1]S_5[x+2] \oplus S_5[x+1]S_1[x+2] \oplus S_4[x+1]S_5[x+2] \oplus S_5[x+1]S_4[x+2]$$

$$S_3'[x] \leftarrow S_1[x] \oplus (S_1[x+1] \oplus 1)S_1[x+2] \oplus S_1[x+1]S_6[x+2] \oplus S_6[x+1]S_1[x+2] \oplus S_4[x+1]S_6[x+2] \oplus S_6[x+1]S_1[x+2] \oplus S_4[x+1]S_6[x+2] \oplus S_6[x+1]S_1[x+2] \oplus S_4[x+1]S_6[x+2] \oplus S_6[x+1]S_4[x+2]$$

$$S_4'[x] \leftarrow S_6[x] \oplus (S_6[x+1] \oplus 1)S_6[x+2] \oplus S_2[x+1]S_5[x+2] \oplus S_5[x+1]S_2[x+2] \oplus S_5[x+1]S_5[x+2] \oplus S_5[x+2] \oplus S_5[x+2] \oplus S_5[x+2] \oplus S_5[x+2] \oplus S_5[x+2] \oplus S_5[x+2]$$

#### A.4.4 Second layer $6 \rightarrow 6$

```
S_{1}'[x] \leftarrow S_{6}[x] \oplus (S_{6}[x+1] \oplus 1)S_{6}[x+2] \oplus S_{5}[x+1]S_{6}[x+2] \oplus S_{6}[x+1]S_{5}[x+2] \oplus S_{6}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{6}[x+2]
S_{2}'[x] \leftarrow S_{2}[x] \oplus (S_{2}[x+1] \oplus 1)S_{2}[x+2] \oplus S_{2}[x+1]S_{3}[x+2] \oplus S_{3}[x+1]S_{2}[x+2] \oplus S_{2}[x+1]S_{5}[x+2] \oplus S_{5}[x+1]S_{3}[x+2] \oplus S_{5}[x+1]S_{3}[x+2]
S_{3}'[x] \leftarrow S_{4}[x] \oplus (S_{4}[x+1] \oplus 1)S_{4}[x+2] \oplus S_{2}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{2}[x+2] \oplus S_{3}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{2}[x+2] \oplus S_{3}[x+1]S_{4}[x+2] \oplus S_{4}[x+1]S_{5}[x+2] \oplus S_{5}[x+1]S_{5}[x+2] \oplus S_{5}[x+2] \oplus S_{5
```