# VHDL Introduction

VHDL is an acronym for Very high speed integrated circuit (VHSIC)Hardware Description Language which is a programming language that describes a logic circuit by function, data flow behavior, and/or structure.

This hardware description is used to configure a programmable logic device (PLD), such as a field programmable gate array (FPGA), with a custom logic design.

#### Structure of a VHDL File

The general format of a VHDL program is built around the concept of BLOCKS which are the basic building units of a VHDL design. A digital system in VHDL consists of a design entity which can contain other entities. Each entity is modeled by an Entity declaration and an Architecture body.

1. **Entity Declaration:** A VHDL design begins with an ENTITY block that describes the interface for the design. It defines the names, input and output logic signals of the circuit being designed. Its syntax is shown below:

entity entity\_name is Port declaration end entity\_name;

end architecture name;

2. **Architecture:** The ARCHITECTURE block describes the internal operation of the design. Within these blocks are numerous other functional blocks used to build the design elements of the logic circuit being created. Its syntax is as shown below:

architecture architecture\_name of entity\_name architecture\_declarative\_part;
begin
Statements;


# Problem Statement 1: Design of a 1-Bit Full Adder


#### Introduction:

An Adder is a digital electronic circuit that performs addition of numbers. A 1-Bit Full Adder is a logical circuit that performs an addition operation on three binary digits  $C_{in}$ , A and B and outputs two 1-bit binary digits which are Sum(S) and  $Carry\ Out(C_{out})$ . A full adder is a Combinational Circuit. That is, a circuit whose output is dependent only on the state of its inputs.

# Design Of a 1-Bit Full Adder:

#### **Block Diagram**





#### Truth Table

	INPUTS			OUTPUTS			
Α	В	Cin	SUM	CARRY			
0	0	0	0	0			
0	0	1	1	0			
0	1	0	1	0			
0	1	1	0	1			
1	0	0	1	0			
1	0	1	0	1			
1	1	0	0	1			
1	1	1	1	1			

Boolean Expressions after simplifying the Karnaugh Map derived from the truth table:

Sum = 
$$A \oplus B \oplus C_{in}$$
  
Carry out =  $A.B + (A \oplus B).C_{in}$ 

These boolean expressions are used to design the circuit above.

```
VHDL Code:
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
Entity Full_adder is
Port (
```

A: in STD\_LOGIC;
B: in STD\_LOGIC;
Cin: in STD\_LOGIC;
S: out STD\_LOGIC;
Cout: out STD\_LOGIC);

End Full adder;

```
Architecture test of Full_adder is

Begin

S <= A XOR B XOR Cin;

Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
```

End test

# Problem Statement 2: Design of a Simple Washing Machine Introduction:

A Washing Machine is a Sequential Machine. That is, it is a machine that operates using a sequential circuit.


<u>Sequential circuit</u>: is a circuit whose outputs depend not only on its inputs, but also on the present state of system. Sequential logic systems are Finite State Machines (FSMs).

<u>Finite State Machines:</u> consist of a set of states, some inputs, some outputs, and a set of rules for moving from state to state.

In order to design the Washing Machine, we must design its FSM first. Once the FSM is fully designed, we can easily write out the design in VHDL.

### Design Of a Simple Washing Machine:

#### **Block Diagram**




#### State Table

Present State	Input $X_1X_2$	Next State			
Start	00	Washing			
Start	01	Rinsing			
Start	10	Squeezing			
Washing	01	Rinsing			
Washing	11	Start			
Rinsing	10	Squeezing			
Rinsing	11	Start			
Squeezing	11	Start			

#### **State Machine Diagram:**

# Start 01 Rinsing 11 10 Squeezing

#### State Machine chart:




# Problem Statement 3: BCD to 7 Segment Display Decoder

#### Introduction:

A BCD to seven segment decoder has four input lines (A, B, C and D) and 7 output lines (a, b, c, d, e, f and g), this output is given to seven segment LED display which displays the decimal number depending upon inputs.

# Design Of a BCD to 7 Segment Display Decoder:

# **Block Diagram**



#### **Truth Table**

Decimal	Input lines			Output lines				Display				
Digit	A	В	C	D	а	b	C	d	е	f	g	pattern
0	0	0	0	0	1	1	1	1	1	1	0	8
1	0	0	0	1	0	1	1	0	0	0	0	8
2	0	0	1	0	1	1	0	1	1	0	1	8
3	0	0	1	1	1	1	1	1	0	0	1	В
4	0	1	0	0	0	1	1	0	0	1	1	8
5	0	1	0	1	1	0	1	1	0	1	1	8
6	0	1	1	0	1	0	1	1	1	1	1	8
7	0	1	1	1	1	1	1	0	0	0	0	8
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	1	0	1	1	8

# Outputs:

$$a = F1 (A, B, C, D) = \sum m (0, 2, 3, 5, 7, 8, 9)$$

$$b = F2 (A, B, C, D) = \sum_{i=1}^{n} (0, 1, 2, 3, 4, 7, 8, 9)$$

$$c = F3 (A, B, C, D) = \sum_{i=1}^{n} (0, 1, 3, 4, 5, 6, 7, 8, 9)$$

$$d = F4 (A, B, C, D) = \sum m (0, 2, 3, 5, 6, 8)$$

$$e = F5 (A, B, C, D) = \sum m (0, 2, 6, 8)$$

$$f = F6 (A, B, C, D) = \sum m (0, 4, 5, 6, 8, 9)$$

$$g = F7 (A, B, C, D) = \sum m (2, 3, 4, 5, 6, 8, 9)$$

#### After the simplification of the Boolean Functions:

$$a = A + C + BD + \overline{B} \overline{D}$$

$$b = \overline{B} + \overline{C} \overline{D} + CD$$

$$c = B + \overline{C} + D$$

$$d = \overline{B} \overline{D} + C \overline{D} + B \overline{C} D + \overline{B} C + A$$

$$e = \overline{B} \overline{D} + C \overline{D}$$

$$f = A + \overline{C} \overline{D} + B \overline{C} + B \overline{D}$$

$$g = A + B \overline{C} + \overline{B} C + C \overline{D}$$

```
VHDL Code:
Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
Entity BCD 7SDD is
 Port (
  X: in std logic Vector(3 DOWNTO 0);
  F: out std_logic_Vector(6 DOWNTO 0)
End BCD_7SDD;
--X3-A X2-B X1-C X0-D
Architecture Behv of BCD 7SDD is
Begin
 F(6) \le X(3) \text{ OR } X(1) \text{ OR } (X(2) \text{ AND } X(0)) \text{ OR } (\text{NOT } X(2) \text{ AND NOT } X(0)); --A
 F(5) \le (NOT X(2)) OR (NOT X(1) AND NOT X(0)) OR (X(1) AND X(0)); --B
 F(4) \le X(2) \text{ OR NOT } X(1) \text{ OR } X(0); --C
 F(3)<= (NOT X(2) AND NOT X(0)) OR (X(1) AND NOT X(0)) OR (X(2) AND NOT X(1) AND X(0)) OR (NOT
X(2) AND X(1)) OR X(3);--D
 F(2) \le (NOT X(2) AND NOT X(0)) OR (X(1) AND NOT X(0));--E
 F(1)<= X(3) OR (NOT X(1) AND NOT X(0)) OR (X(2) AND NOT X(1)) OR (X(2) AND NOT X(0));--F
 F(0)<= X(3) OR (X(2) AND NOT X(1)) OR (NOT X(2) AND X(1)) OR (X(1) AND NOT X(0));--G
End Behv;
```