



<b>Course Name:</b>	<b>Digital Design Laboratory</b>	<b>Semester:</b>	<b>III</b>
<b>Date of Performance:</b>	<b>31/ 7 /2023</b>	<b>Batch No:</b>	<b>C2</b>
<b>Faculty Name:</b>		<b>Roll No:</b>	<b>16010122267</b>
<b>Faculty Sign &amp; Date:</b>		<b>Grade/Marks</b> :	____/25

## **Experiment No: 2**

### **Title: Binary Adders and Subtractors**

<b>Aim and Objective of the Experiment:</b>
To implement half and full adder–subtractor using gates and IC 7483

<b>COs to be achieved:</b>
<b>CO2:</b> Use different minimization technique and solve combinational circuits.

<b>Tools used:</b>
Trainer kits

<b>Theory:</b>
<p><b>Adder:</b> The addition of two binary digits is the most basic operation performed by the digital computer. There are two types of adder:</p> <ul style="list-style-type: none"> <li>• Half adder</li> <li>• Full adder</li> </ul> <p><b>Half Adder:</b> Half adder is a combinational logic circuit with two inputs and two outputs. It is the basic building block for the addition of two single-bit numbers.</p> <p><b>Full adder:</b> A half adder has a provision not to add a carry coming from the lower order bits when multi-bit addition is performed. for this purpose, a third input terminal is added and this circuit is to add A, B, and C where A and B are the nth order bits of the number A and B respectively and C is the carry generated from the addition of (n-1) order bits. This circuit is referred to as full adder.</p> <p><b>Subtractor:</b> Subtraction of two binary digits is one of the most basic operations performed by digital computer .there are two types of subtractors:</p> <ul style="list-style-type: none"> <li>• Half subtractor</li> </ul>

- Full subtractor

**Half subtractor:** Logic circuit for the subtraction of B from A where A,B are 1 bit numbers is referred to as half subtract or .the subtract or process has two input and difference and borrow are the two outputs.

**Full subtractor:** As in the case of the addition using logic gates, a full subtractor is made by combining two half-sub tractors and an additional OR-gate. A full subtractor has the borrow in capability (denoted as BOR<sub>IN</sub>) and so allows cascading which results in the possibility of multi-bit subtraction.

### IC 7483

For subtraction of one binary number from another, we do so by adding 2's complement of the former to the latter number using a full adder circuit.

IC 7483 is a 16 pin, 4-bit full adder. This IC has a provision to add the carry output to transfer and end around carry output using Co and C4 respectively.


**2's complement:** 2's complement of any binary no. can be obtained by adding 1 in 1's complement of that no.

e.g. 2's complement of  $+(10)_{10} = 1010$  is


$$\begin{array}{r} \text{1C of } 1010 \qquad 0101 \\ + \qquad \qquad \qquad 1 \\ \hline \text{-(10)}_{10} \qquad \qquad 0110 \end{array}$$

In 2's complement subtraction using IC 7483, we are representing negative number in 2's complement form and then adding it with 1<sup>st</sup> number.

### Implementation Details: Half Adder Block Diagram




### Half Adder Circuit



### Truth Table for Half Adder


Inputs		Outputs	
A	B	A	B
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

From the truth table (with steps):




Sum = A XOR B  
Carry = A and B

### Full Adder Block Diagram



### Full Adder Circuit




**Truth Table for Full Adder**

Input			Outputs	
A	B	C-IN	Sum	C-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


**From the truth table (with steps):**

$0 + 0 + 0 = 0$   
 $0 + 0 + 1 = 1$   
 $0 + 1 + 1 = 10$  (1 carry + 0 sum)  
 $0 + 1 + 0 = 1$   
 $1 + 1 + 0 = 10$  (1 carry + 0 sum)  
 $1 + 1 + 1 = 11$  (1 carry + 1 sum)  
 $1 + 0 + 0 = 1$   
 $1 + 0 + 1 = 10$  (1 carry + 0 sum)

**Half Subtractor Block Diagram**



## Half Subtractor Circuit




## Truth Table for Half Subtractor


A	B	DIFFERENCE(D)	BORROW(Bo)
1	0	1	0
1	1	0	0
0	0	0	0
0	1	0	1




**From the truth table (with steps) :**



**Full Subtractor Block Diagram**




**Full Subtractor Circuit**



**Truth Table for Full subtractor**

A	B	B <sub>IN</sub>	D	BOROUT
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

**From the truth table (with steps):**



$$B_{out} = A' B_{IN} + A' B + B B_{IN}$$

$$diff = B_{IN} (A' B' + A B) + B_{IN} (A B' + A' B)$$

**Example:**

1)  $7_{10} - 2_{10} = 5_{10}$

7                      0111

2                      0010

1's C of 2

1101

+ 1

2's C of 2


1110

0111 + 1110 1


0101

## Pin Diagram IC7483

### Adder



### Subtractor




## Implementation Details


### Procedure:

- 1) Locate the IC 7483 and 4-not gates block on trainer kit.
- 2) Connect 1<sup>st</sup> input no. to A4-A1 input slot and 2<sup>nd</sup> (negative) no. to B4-B1 through 4-not gates (1C of 2<sup>nd</sup> no.)
- 3) Connect high input to Co so that it will get added with 1C of 2<sup>nd</sup> no. to get 2C.
- 4) Connect 4-bit output to the output indicators.
- 5) Switch ON the power supply and monitor the output for various input combinations.

**Post Lab Subjective/Objective type Questions:**

1. Design a full adder using two half adders.
2. Perform the following Binary subtraction with the help of appropriate ICs:
  - a. 6-4
  - b. 5-8
  - c. 7-9





**Conclusion:**

In conclusion, we learnt and understood the working and logic behind half adder, full adder, half subtractor and full subtractor.

**Signature of faculty in-charge with Date:**