



<b>Course Name:</b>	<b>Digital Design Laboratory</b>	<b>Semester:</b>	<b>III</b>
<b>Date of Performance:</b>	<b>07 /08 /2023</b>	<b>Batch No:</b>	<b>C2</b>
<b>Faculty Name:</b>		<b>Roll No:</b>	<b>16010122267</b>
<b>Faculty Sign &amp; Date:</b>		<b>Grade/Marks:</b>	<b>___/25</b>

**Experiment No: 3**  
**Title: 4:1 Multiplexer and 3: 8 Decoder**

<b>Aim and Objective of the Experiment:</b>
To design and implement a 4:1 multiplexer and 3: 8 Decoder


<b>COs to be achieved:</b>
<b>CO2:</b> Use different minimization technique and solve combinational circuits.

<b>Tools used:</b>
Trainer kits


<b>Theory:</b>
<p><b>Multiplexer:</b> Multiplexer is a special type of combinational circuit. It is a digital circuit that selects one of the n data inputs and routes it to the output. The selection of one of the n inputs is done by the select lines. To select n inputs we require m select lines, such that <math>2^m=n</math>. Depending on the digital code applied at the select inputs, one out of the n data sources is selected and transmitted to a single output.</p> <p><b>Decoder:</b> A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different. The input code generally has fewer bits than the output code, and there is a one-to-one mapping from input code words into output code words. The general structure of a decoder circuit is shown in the Figure below. The enable inputs, if present, must be asserted for the decoder to perform its normal mapping function. The most commonly used input code is an N-bit binary code, where an N-bit word represents one of <math>2^N</math> different coded values. Normally, they range from 0 through <math>2^N - 1</math>. The input code lines select which output is active. The remaining output lines are disabled.</p>

## Implementation Details:


### 4:1 Multiplexer Block Diagram



### 4:1 Multiplexer Circuit




### Pin Diagram IC74153



### Implementation Details of 8:1 MUX

An 8-to-1 multiplexer consists of eight data inputs D0 through D7, three input select lines S0 through S2 and a single output line Y. Depending on the select lines combinations, multiplexer selects the inputs.

### Circuit Diagram of 8:1 MUX



**Truth Table for 8:1 Multiplexer**


<i>Ques</i>	$S_2$	$S_1$	$S_0$	$Y$
	0	0	0	$A_0$
	0	0	1	$A_1$
	0	1	0	$A_2$
	0	1	1	$A_3$
	1	0	0	$A_4$
	1	0	1	$A_5$
	1	1	0	$A_6$
	1	1	1	$A_7$

**From Truth Table:**

*From Truth Table*

$$Y = S_0' S_1' S_2' A_0 + S_0' S_1' S_2' A_1 + S_0' S_1 S_2' A_2 + S_0' S_1 S_2' A_3 + S_0' S_1' S_2 A_4 + S_0' S_1' S_2 A_5 + S_0' S_1 S_2 A_6 + S_0' S_1 S_2 A_7$$

**Pin diagram: IC 74151**






**Implementation Details**
**Procedure:**

- 1) Locate the IC 74153 and place the IC on trainer kit.
- 2) Connect VCC and ground to respective pins of IC trainer kit.
- 3) Implement the circuit as shown in the circuit diagram.
- 4) Connect the inputs to the input switches provided in the trainer kit.
- 5) Connect the outputs to the switches of O/P LEDs
- 6) Apply various combinations of inputs according to the truth table and observe the condition of LEDs.
- 7) Note down the corresponding output readings for various combinations of inputs.

**Post Lab Subjective/Objective type Questions:**

1. Design and verify a 2:1 multiplexer using logic gates.
2. Build an 8:1 multiplexer using only 2:1 multiplexers.

Ans1:




Select I/p	Inputs		Fundamental Product		
$S_0$	$D_1$	$D_0$	FP		ito input
0	X	0	$S_0' \cdot D_0'$	0	$Y = D_0$
0	X	1	$S_0' \cdot D_0$	1	$Y = D_0$
1	0	X	$S_0 \cdot D_1'$	0	$Y = D_1$
1	1	X	$S_0 \cdot D_1$	1	$Y = D_1$

Function table of 2:1 Mux


*Ques*

Select Input $S_0$	Output $Y$
0	$Y = D_0$
1	$Y = D_1$





Ans2:



**Conclusion:**

We successfully implemented 4:1 multiplexer and 3:8 Decoder.

**Signature of faculty in-charge with Date:**