




Half Adder/Full

A	B	S	C
0	0	0	0 ← 0
0	1	1	0 ← 1
1	0	1	0 ← 2
1	1	0	1 ← 3



Sum

A \ B	0	1
0	0	1
1	1	0

$$G \rightarrow A \oplus B$$

Carry

A \ B	0	1
0	0	0
1	0	1

$$G = A \cdot B$$

	A	B	C	S	C
0	0	0	0	0	0
1	0	0	1	1	0 ←
2	0	1	0	1	0 ←
3	0	1	1	0	1 ←
4	1	0	0	1	0 ←
5	1	0	1	0	1 ←
6	1	1	0	0	1 ←
7	1	1	1	1	1 ←

A \ BC	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$$A \oplus B' C + A + B C' = A \oplus B \oplus C$$


$$\text{Sum} = A' B' C + A' B C' + A B' C' + A B C$$

$$\begin{aligned} & C(A' B' + A B) + C'(A' B + A B') \\ & C((A' + A) \cdot (B' + B) \cdot (C' + C)) + C'(A \oplus B) \\ & C \{ (A' + B) \cdot (B' + A) \} + C'(A \oplus B) \\ & C \{ (A' B + A B') \} + C'(A \oplus B) \\ & C(A \oplus B)' + C'(A \oplus B) \\ & (A \oplus B) \oplus C \end{aligned}$$

Carry

A \ BC	00	01	11	10
0	0	0	1	0
1	1	1	1	1

$$C_r = B C + A C + A B$$



Half Subtractor


A	B	D	Br
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

A \ B	0	1
0	0	1
1	1	0

$$A \oplus B$$

A \ B	0	1
0	0	1
1	1	0

$$\bar{A} B$$



Full Subtractor

	A	B	C	D	Br
0	0	0	0	0	0
1	0	0	1	1	1 ←
2	0	1	0	1	1 ←
3	0	1	1	0	1 ←
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1 ←

A \ BC	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$$A \oplus B' C + A \oplus B C'$$

$$A \oplus (B' C + B C')$$


$$A \oplus B \oplus C$$

A \ BC	00	01	11	10
0	0	1	1	1
1	1	1	1	1

$$G_1 \rightarrow A' C$$


$$G_2 \rightarrow A' B$$

$$G_3 \rightarrow B C$$



Multiplexers

2:1 MUX




	S_0	I_0	I_1	Y
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	1	1

K-Map of Y

$S_0 \backslash I_0 I_1$	00	01	11	10
0	0	1	1	1
1	0	1	1	0


$$S_0' I_0 + S_0 I_1$$




4:1 MUX

S_0	S_1	I_n
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$S_0' S_1' I_0 + S_0' S_1 I_1 + S_0 S_1' I_2 + S_0 S_1 I_3$$





Demultiplexer




Truth table for demux

E	S ₀	Y ₀	Y ₁		E	S ₀	S ₁	Y ₀	Y ₁	Y ₂	Y ₃	
0	0	0	0	don't care	0	0	0	0	0	0	0	Y ₀ = S ₀ 'S ₁ 'I ₀
0	1	0	0	condition	0	0	1	0	0	0	0	Y ₁ = S ₀ 'S ₁ I ₀
1	0	I ₀	0		0	1	0	0	0	0	0	Y ₂ = S ₀ S ₁ 'I ₀
1	1	0	I ₀		0	1	1	0	0	0	0	Y ₃ = S ₀ S ₁ I ₀
Y ₀ = E S ₀ 'I ₀					1	0	0	I ₀	0	0	0	
Y ₁ = E S ₀ I ₀					1	0	1	0	I ₀	0	0	
					1	1	0	0	0	I ₀	0	
					1	1	1	0	0	0	I ₀	




Application for mux-demux

Phone line



Decoder




3:8 decoder




A	B	C	D	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈
0	0	0	0	1	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	x	x	x	x	x	x	x	x	x
1	0	1	0	x	x	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x	x	x	x
1	1	0	1	x	x	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x	x	x

don't
care

3:8 Decoder



A ₀	A ₁	A ₂	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	
0	0	0	1	0	0	0	0	0	0	0	D ₀ = A ₀ 'A ₁ 'A ₂ '
0	0	1	0	1	0	0	0	0	0	0	D ₁ = A ₀ 'A ₁ 'A ₂
0	1	0	0	0	1	0	0	0	0	0	D ₂ = A ₀ 'A ₁ A ₂ '
0	1	1	0	0	0	1	0	0	0	0	D ₃ = A ₀ 'A ₁ A ₂
1	0	0	0	0	0	0	1	0	0	0	D ₄ = A ₀ A ₁ 'A ₂ '
1	0	1	0	0	0	0	0	1	0	0	D ₅ = A ₀ A ₁ 'A ₂
1	1	0	0	0	0	0	0	0	1	0	D ₆ = A ₀ A ₁ A ₂ '
1	1	1	0	0	0	0	0	0	0	1	D ₇ = A ₀ A ₁ A ₂



Combinational

1-bit Comparator

A	B	A=B	A>B	A<B
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

② A=B


A	B	
0	0	1
0	1	0
1	0	0
1	1	1

$$Y_2 = A \oplus B \text{ or } \bar{A}\bar{B} + AB$$

③ A>B

A	B	
0	0	0
0	1	0
1	0	1
1	1	0

$$Y_3 = AB'$$



2-bit Comparator

	A ₁	A ₀	B ₁	B ₀	A<B	A=B	A>B
0	0	0	0	0	0	1	0
1	0	0	0	1	1	0	0
2	0	0	1	0	1	0	0
3	0	0	1	1	1	0	0
4	0	1	0	0	0	0	1
5	0	1	0	1	0	1	0
6	0	1	1	0	1	0	0
7	0	1	1	1	1	0	0
8	1	0	0	0	0	0	1
9	1	0	0	1	0	0	1
10	1	0	1	0	0	1	0
11	1	0	1	1	1	0	0
12	1	1	0	0	0	0	1
13	1	1	0	1	0	0	1
14	1	1	1	0	0	0	1
15	1	1	1	1	0	1	0

A<B

A ₁ A ₀	B ₁ B ₀	00	01	11	10
00	00	1	1	1	1
00	01	1	1	1	1
00	11	1	1	1	1
00	10	1	1	1	1
01	00	1	1	1	1
01	01	1	1	1	1
01	11	1	1	1	1
01	10	1	1	1	1
11	00	1	1	1	1
11	01	1	1	1	1
11	11	1	1	1	1
11	10	1	1	1	1

$$G_1 = A_1' A_0' B_0$$

$$G_2 = B_1 B_0 A_0'$$

$$Y_1 = A_1' A_0' B_0 + B_1 B_0 A_0' + A_1' B_1$$

$$G_3 = 0 \ 0 \ 1 \ 1$$

$$0 \ 0 \ 1 \ 0$$

$$0 \ 1 \ 1 \ 1$$

$$0 \ 1 \ 1 \ 0$$

$$= A_1' B_1$$

A=B

A ₁ A ₀	B ₁ B ₀	00	01	11	10
00	00	1	1	1	1
00	01	1	1	1	1
00	11	1	1	1	1
00	10	1	1	1	1
01	00	1	1	1	1
01	01	1	1	1	1
01	11	1	1	1	1
01	10	1	1	1	1
11	00	1	1	1	1
11	01	1	1	1	1
11	11	1	1	1	1
11	10	1	1	1	1

$$Y_2 = A_1 \oplus B_1 \oplus B_1 \oplus B_0$$

A=B

A ₁ A ₀	B ₁ B ₀	00	01	11	10
00	00	1	1	1	1
00	01	1	1	1	1
00	11	1	1	1	1
00	10	1	1	1	1
01	00	1	1	1	1
01	01	1	1	1	1
01	11	1	1	1	1
01	10	1	1	1	1
11	00	1	1	1	1
11	01	1	1	1	1
11	11	1	1	1	1
11	10	1	1	1	1

$$G_1 = A_0 B_1' B_0'$$

$$G_2 = A_0 A_1 B_1'$$

$$Y = A_0 \bar{B}_1 B_0 + A_1 \bar{B}_1 + A_1 \bar{A}_0$$


$$G_3 = A_1 B_1'$$

1	1	0	0
1	1	0	1
1	0	0	0
1	0	0	1


$$Y_1 = A_1' A_0' B_0 + B_1 B_0 A_0' + A_1' B_1$$

$$Y_2 = A_1 \oplus B_1 \oplus B_1 \oplus B_0$$

$$Y_3 = A_0 \bar{B}_1 B_0 + A_1 \bar{B}_1 + A_1 \bar{A}_0$$



Sequential Circuit




Important Sequential Circuit



- ✓ Latch
- ✓ Counter
- ✓ Flip-flop
- ✓ register

Basic Storage Element

S-R Latch (Set-Reset)





S-R flip flop



S	R	Q _n	Q _{n+1}	Q _{n+1} '
0	0	X	Q _n	Q _n '
0	1	X	0	1
1	0	X	1	0
1	1	X	Invalid	Invalid

Q _n	S	R	Q _{n+1}	Q _{n+1} '
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	X	X
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	X	X



$$Q_{n+1} = S + Q_n R'$$


Excitation Table

Q _n	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


Toggle 1 0 1 0
0 1 0 1

memory toggle.

J-K flip flop



J	K	Q _n	Q _{n+1}	Q _{n+1} '
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1



$$Q_{n+1} = K'Q_n + JQ_n'$$


Excitation Table

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J	K	Q _n	Q _{n+1}	Q _{n+1} '
0	0	X	Q _n	Q _n
0	1	X	0	1
1	0	X	1	0
1	1	X	Q _n '	Q _n

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D-flip flop # widely used as buffer




clk	D	Q	\bar{Q}
0	X	memory	memory
1	0	0	1
1	1	1	0

D	Q_n	Q_{n+1}	\bar{Q}_{n+1}
0	0	0	1
0	1	0	1
1	0	1	0
1	1	1	0

Q_n	0	1
D	0	1
0	0	1
1	2	3


$Q_{n+1} = D$



Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

T-flip flop



Truth Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



Q_n	0	1
T	0	1
0	0	1
1	2	3

$T \oplus Q_n$

Asynchronous Counter Using T-flip flop


2-bit Counter :-ive Edge trigger



UP-Counter




clk	Q_1	Q_0
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0
5	0	1

DWN-Counter









T-Flip flop



Asynchronous Counter using T-Flip flop



clk	Q _B	Q _A	Decimal
0	0	0	0
1	0	1	1
2	1	0	2
3	1	1	3
4	0	0	0
5	0	1	1
...



clk	Q _c	Q _B	Q _A	Decimal
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	1	1	3
4	1	0	0	4
5	1	0	1	5
6	1	1	0	6
7	1	1	1	7
8	0	0	0	0
...

Definitive T-T for J-K flip flop

T	Q _n	Q _{n+1}
0	0	1
1	1	0
0	1	0
1	0	1

Excitation Table


Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	1	0
1	0	1

Synchronous Counter

i) up counter

ii) down counter

iii) up/down counter



		Control Signal	Present Stage			Present Stage			I/p		
		M	Q _c	Q _B	Q _A	Q _c	Q _B	Q _A	T _c	T _B	T _A
up counter	{	0	0	0	0	0	0	1	0	0	1
		0	0	0	1	0	1	0	0	1	1
		0	0	1	0	0	1	1	0	0	1
		0	0	1	1	1	0	0	1	1	1
		0	1	0	0	1	0	1	0	0	1
		0	1	0	1	1	1	0	0	1	1
		0	1	1	0	1	1	1	0	0	1
		0	1	1	1	0	0	0	1	1	1
down counter	{	1	0	0	0	1	1	1	1	1	1
		1	1	1	1	1	1	0	0	0	1
		1	1	1	0	1	0	1	0	1	1
		1	1	0	1	1	0	0	0	0	1
		1	1	0	0	0	1	1	1	1	1
		1	0	1	1	0	1	0	0	0	1
		1	0	1	0	0	0	1	0	1	1
		1	0	0	1	0	0	0	0	0	1

K-Maps



Q _B Q _A	Q _c			
	00	01	11	10
00	0	1	1	0
01	0	0	1	0
11	1	0	0	0
10	1	0	0	0

$$T_c = \bar{M}Q_AQ_B + M\bar{Q}_A\bar{Q}_B$$

Universal Shift Registers : D flip flop

Modes	Loading	Reading	Total
SISO	n	n-1	2n-1
PIPO	1	0	1

Serial In Serial Out :



Ex 1 1 1 1


	Q ₃	Q ₂	Q ₁	Q ₀
initial	0	0	0	0
Clock 1	1	0	0	0
Clock 2	1	1	0	0
Clock 3	1	1	1	0
Clock 4	1	1	1	1
Clock 5	/	1	1	1
Clock 6	/	/	1	1
Clock 7	/	/	/	1

} n to load

} n-1 to read



← 1 output already present.

Parallel In Parallel Out :



Ex 1 0 1 1

	Q ₃	Q ₂	Q ₁	Q ₀
initial	0	0	0	0
Clock 1	1	0	1	1



clk	Q_3	Q_2	Q_0	
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	1	1	3
4	1	0	0	4
5	1	0	1	5
6	1	1	0	6
7	1	1	1	7
8	0	0	0	0
9	0	0	1	1
10	0	1	0	2