# EEE Digital Assignment (Software)

**Logic Gates** 

Name: Om Ashish Mishra

Registration Number: 16BCE0789

Slot: L11+L12

Batch: 10(B-Tech Computer Science (Core))

#### **LOGIC GATES**

### AIM:


To from primary logic gates using Universal logic gate(NAND).

## **APPARATUS/TOOL REQUIRED:**


ORCAD / PSpice simulator - > 7400 Library - 7408, 7432, 7486, 7404,7402&7400

Simulation Settings: Analysis Type - Time Domain Run to time - 8ms

### **CIRCUIT DIAGRAM:**



#### **SIMULATION CIRCUIT DIAGRAM:**



**Fig: AND GATE** 




Fig: OR GATE




Fig: NOT GATE





Fig: NAND GATE



**Fig: NOR GATE** 




Fig: ALL




Fig: AND Using NAND





Fig: OR Using NAND



**Fig: NOT Using NAND** 

# **THEORY:**

Туре	Distinctive shape (IEEE Std 91/91a- 1991)	Rectangular shape (IEEE Std 91/91a- 1991 IEC 60617-12 : 1997)	Boolean algebra between A & B	Truth table		
AND	<b>—</b>	<u>&amp;</u> _	A.B	INI	PUT	OUTPUT
				A	В	A AND B
				0	0	0
				0	1	0
				1	0	0
				1	1	1
OR	<b>⇒</b>	≥1	A+B	INPUT		OUTPUT
				A	В	A OR B
				0	0	0
				0	1	1
				1	0	1
				1	1	1

NOT	<b>→</b>	1	Á	NPUT	ОИТРИТ
				A	NOT A
				0	1
				1	0
NAND	<b>□</b>	&	(A.B)'	INPU'	ОИТРИТ
				A I	A NAND B
				0 0	1
				0 1	1
				1 (	1
				1 1	0
NOR	<b>⇒</b>	≥1	(A+B)'	INPU	OUTPUT
				A	B A NOR B
				0 (	1
				0 1	0

		1	0	0
		1	1	0

## **PROCEDURE:**

Step 1: Open Capture CIS

Step 2: Click on the File button

Step 3: Click on New Project

Step 4: Select Blank Project

Step 5: Go to Library and click on Sources

Step 6: Select 7400 Library – 7408, 7432, 7486, 7404, 7402&7400

Step 7: Click on New Simulation

Step 8: Analysis Type - Time Domain

Step 9: Run to time – 8 ms (for 2 cycles)

Step 10: Apply it

Step 11: Then we run the simulated program

Step 12: Then we get the graph as the output.

# **MODEL GRAPH:**




Fig: AND GATE




Fig: OR GATE




Fig: NOT GATE




Fig: NAND GATE




Fig: NOR GATE




Fig: AND GATE USING NAND GATE




Fig: OR GATE USING NAND GATE




Fig: NOT GATE USING NAND GATE

## **RESULT:**

We also learned to use NAND GATE which is one of the Universal Gates and its implementation in formation of AND, OR, NOT Gates.

# **INFERENCE:**

From this experiment we have got a clear picture about the use of different gates(AND,OR,NOT,NAND,NOR).