CSE 2001 COMPUTER ARCHITECTURE AND ORGANIZATION DIGITAL ASSIGNMENT I

NAME : OM ASHISH MISHRA

REGISTRATION NUMBER: 16BCE0789

SLOT: B2

(1) A computer employs RAM ships of 1024 X8 and ROM chips of 512 bytes. Design the memory system which needs 2 k X32 of RAM, 1 K X8 of ROM and an interface unit with 128 registers.

N×M=512×8

N'XM'=1000 X8

Ans: RAM

NXM = 1024 X8

N'XM' = 2000 X8


Interfore: N X M = 128

Requirements

1 squ										
STNO	Memory	NXW	N'XW'	P	Q	PXQ	×	y	3	Total
0.1	RAM	102418	2000 X 22	2	4	8	10	1	2	13
01		512×6	1000×8			2	9	1	2	12
		1.00		1,	1.		-	D	2	9
03	Interfoce	128			1	'	1	_		

Memory Address Mop:


Component	MERADIMAL	ADDRESS																
Cordy	FROM	To	15	14	13	12	11	10		8		6	5	4	3	2	1	0
RAM 1.1	0000	OSFF	p	14	A	0	0	0	X	X	×	×	X	×	×	×	×	X
PAM 1-2	0000	03FF				0	0	0	×	×	X	X	×	×	×	×	X	X
	0000	03FF				0	0	0	×	×	×	×	×	×	×	×	×	×
	67 1 4 0 1	1000	4	10	A	0	0	0	×	x	×	×	X	×	×	×	×	X
RAM 1.4	0000	03 F F	Bill	00		C. Y.	1	0	2		3	10			7	1		
RAM 2-1	0400	OTFF	MI	RA	1	0	0	No.	X			X	X X	×	×	X	×	X
	0400	OTFF	81	,1	4	0	0.			-					×	X	×	×
	0400	OTFF				0	0					×	×	×	×	×	×	×
	0400	OTFF	107			0	0	(X	×				1				
	0800	OPFF	ASSA T			0	1	0	1	X	10	×	×	X	×		XX	XX
	0000	ODFF		4	-	Ó	1	1		X	×	~	^	2				
						1	0					X	×	×	\ \ \	X	X	×
INTERFACE	1000	107F				1	0	1	×		1	^	(-	1	-		



Scanned by CamScanner

De How many 128 x 8 RAM chips are needed to A provide a memory capacity of 2048 bytes? (6) How many lines of the address bus must be used to occess 2048 loytes of memory. How mong of these lines will be rommon to all chips? (c) flow many lines must be deceded for trip select? Specify the size of the decoder? (B) A computer uses RAM chips of 1024x1 Roports. (a) How many thing are reeded, and how should their address line be connected to provide a memory copacity of 1024 bytes? (6) How many thips are needed to provide a namely · coporty of 16h bytes. Explain in words how the chips one to be connected to the oddress $P = \frac{2048}{128} = 16 \quad Q = \frac{8}{8} = 1$ bus. a) NXM = 128X8 Ans: A N'XM'= 2048 X8 P* Q = 186 * 1 = 16 No of chips regulared = y 2 Total Q PXQ X . 6) Memory NXM, N'XM'P RAM 128×8 2048×8 16 Total 11 lives of the address bus 7 lines of ordress los rommon to all ships C) 4 lines must be releated for this releat

size of decoder in 4x16 Decoder.



3. A computer employs RAM chips of 256x8 and Rom chips of 1024x8. The computer system reeds 2k bytes of RAM, 4k bytes of Rom, and four wherfore custs, each with four registers. A memory-mapped 1/0 configuration is used. Assign 00 for RAM, 01 for Rom, and 10 for is terfor registers.

(a) How many RAM and ROM ships are headed.

(b) arom memory-address more for the mysters.

(C) time the oddress trange is he soderimed for RAM,

(d) Show the dip toyout for the above design.

Ano: RAM

NXM = 256×8

N'XM' = 2UX8


NXM=1024X8

INTERFACE 4 REGISTERS

SNO	MEMORY	NXM	n,xw,	P	a	PXQ	n	y	3	Total
01	PAM.	258×8	2 K X 8	8	1	8	8	3	2	13
02	ROM	102468	4n×8	4	1	4	10	2	2	14
03	Interpose	4	1	4	1	4	2	1	21	6

a) 8 RAM chips and 4 Rom chips needed.

a mola or	HEXADECIMAL	ADDRESS	1	_	1		: 4	ADDI	285	2	. 1	30	2					
COMPONENT.	FROM	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAMI.	0000	OOFF	4	0	0	0	0	0	-		X	X	X	×	X	×	×	×
2 A MP	0 400	OAFF	A :	0	0	0	0	1		1	X	X	×	×	×	×	×	×
RAM13	0800	08FF	10	0	0	0	1	0		1	×	X	×	×	×	×	×	×
RAMI'A	0000	OCFF		0	0	0	1	-			×	X	×	X	X	×	X	X
RAMES	1000	IOFF		0	0	•	0	0			×	×	X	×	X	×	×	×
RAMIL	1400	14FF		0	0	1	0	1			×	X	×	×	×	X	X	×
EAM13	1800	18 FF	1	0	0	1	1	0			×	×	×			×	X	×
RAM 2.0	1000	ICFF	9	0	0	1	1	1	6		×	X	X	×		X	X	X
ROMI	2000	23FF	n	0	1		0		X		X	X .			1		X	XX
pom 2	2000	27FF		0	1		0	8	×	1	×	C.	×	1	4	5 2	X	×
pom 3	2800	2 FFF		0	'	8	1	1	×	×	×	×	×	X.	X	× .	×	×
pom 4	4000	4003	-	+	0		0	0	-	10	+			1	1			X
INTERFACEL	1	4403		693	0		3	1						1	Va		1	×
INTERFACE	4800	4803 ac 03	4	1	0		1	0	2	1				1				X



Scanned by CamScanner