EEE Digital Assignment

Design of Half Adder circuit

Name: Om Ashish Mishra

Registration Number: 16BCE0789

Slot: L10+L11

Batch: 10(B-Tech Computer Science (Core))

Design of Half Adder circuits


AIM:


Design a Half adder circuit using logic gates.


APPARATUS REQUIRED:

- Bread Broad
- Connecting wires
- LED
- Voltage source
- AND GATE(7408)
- XOR GATE(7486)

CIRCUIT DIAGRAMS:







PICTURE OF BREADBOARD CONNECTION:




Fig: The LED is not glowing.(The Half Adder)




Fig: The LED is glowing.




Fig: The glowing LED

MANUAL CALCULATION(S) / ROUGH WORK:

No Manual Calculation(S) / Rough Work is done for this experiment.

TABULATIONS:

Touth	Table	12331	M ASHISH	MISHRA 16BCE0789
A	В	S	C	$S = \overline{A} \cdot B + A\overline{B}$
				= A ⊕B
0	0	0	0	A 0
0	1	1	0	c = A.B
1	0	1	0	
				ilp = input
1 1	1	0	1	op = output

INFERENCE / RESULT:

- (i) The Half Adder can add only two input bits (A and B) and has nothing to do with the carry if there is any (1 or 0) in the input. So if the input to a half adder have a carry, then it will be neglected it and adds only the A and B bits.
- (ii) Binary addition process is not complete and that's why it is called a half adder.