

NAME : OM ASHISH MISHRA

REGISTRATION NUMBER: 16BCE0789

SLOT: B2

- ① A computer employs RAM chips of 1024×8 and ROM chips of 512 bytes. Design the memory system which needs $2K \times 32$ of RAM, $1K \times 8$ of ROM and an interface unit with 128 registers.

Ans : RAM

$$N \times M = 1024 \times 8$$

$$N' \times M' = 2000 \times 8$$

ROM

$$N \times M = 512 \times 8$$

$$N' \times M' = 1000 \times 8$$

$$\text{Interface: } N \times M = 128$$


Requirements

Sr No	Memory	$N \times W$	$N' \times W'$	P	Q	$P \times Q$	X	Y	Z	Total
01	RAM	1024×8	2000×8	2	4	8	10	1	2	13
02	ROM	512×8	1000×8	2	1	2	9	1	2	12
03	Interface	128		1	1	1	7	0	2	9

Memory Address Map:

Component	HEXADIMAL ADDRESS		ADDRESS BUS															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	03FF				0	0	0	X	X	X	X	X	X	X	X	X	X
RAM 1.2	0000	03FF				0	0	0	X	X	X	X	X	X	X	X	X	X
RAM 1.3	0000	03FF				0	0	0	X	X	X	X	X	X	X	X	X	X
RAM 1.4	0000	03FF				0	0	0	X	X	X	X	X	X	X	X	X	X
RAM 2.1	0400	07FF				0	0	1	X	X	X	X	X	X	X	X	X	X
RAM 2.2	0400	07FF				0	0	1	X	X	X	X	X	X	X	X	X	X
RAM 2.3	0400	07FF				0	0	1	X	X	X	X	X	X	X	X	X	X
RAM 2.4	0400	07FF				0	0	1	X	X	X	X	X	X	X	X	X	X
ROM 1	0800	09FF				0	1	0		X	X	X	X	X	X	X	X	X
ROM 2	0C00	0DFF				0	1	1		X	X	X	X	X	X	X	X	X
INTERFACE	1000	107F				1	0					X	X	X	X	X	X	X

Address Bus



② How many 128×8 RAM chips are needed to provide a memory capacity of 2048 bytes?

- (a) provide a memory capacity of 2048 bytes?
- (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?
- (c) How many lines must be decoded for chip select? Specify the size of the decoder?

[B] A computer uses RAM chips of 1024×1 capacity.

- (a) How many chips are needed, and how should their address lines be connected to provide a memory capacity of 1024 bytes?
- (b) How many chips are needed to provide a memory capacity of 16K bytes. Explain in words how the chips are to be connected to the address bus.

Ans: [A] a) $N \times M = 128 \times 8$ $P = \frac{2048}{128} = 16$ $Q = \frac{8}{8} = 1$
 $N' \times M' = 2048 \times 8$

No of chips required = $P \times Q = 16 \times 1 = 16$

b)

Memory	$N \times M$	$N' \times M'$	P	Q	$P \times Q$	x	y	z	Total
RAM	128×8	2048×8	16	1	16	7	4	0	11

Total 11 lines of the address bus

7 lines of address bus common to all chips

- (c) 4 lines must be selected for chip select
 size of decoder is 4×16 Decoder.

B $N \times M = 1024 \times 1$


$N' \times M' = 1024 \times 1$

$P = 1 \quad Q = 1$

$\therefore \text{No of chips required} = P \times Q = 1$

Memory	$N \times M$	$N' \times M'$	P	Q	$P \times Q$	x	y	z	Total
RAM	1024×1	1024×1	1	1	1	10	0	0	10

Memory Address Map



$N \times M = 1024 \times 1$

$N' \times M' = 16K \times 1$

$P = \sqrt{\frac{16000}{1024}} = 16 \quad Q = \frac{1}{1} = 1$

$\therefore \text{No of chips required} = P \times Q = 16 \times 1 = 16$

Memory	$N \times M$	$N' \times M'$	P	Q	$P \times Q$	x	y	z	Total
RAM	1024×1	$16K \times 1$	16	1	16	10	4	0	14

We need 16 chips of 1024×1 RAM. We need 4×16 Decoder for selection of chips. We need 14 lines of Address Bus. All chips will be connected in parallel.

③. A computer employs RAM chips of 256×8 and ROM chips of 1024×8 . The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with four registers. A memory-mapped I/O configuration is used. Assign 00 for RAM, 01 for ROM, and 10 for interface registers.

- How many RAM and ROM chips are needed?
- Draw memory-address map for the system.
- Give the address range in hexadecimal for RAM, ROM and interface.
- Show the chip layout for the above design.

Ans: RAM

$$N \times M = 256 \times 8$$

$$N' \times M' = 2K \times 8$$

ROM

$$N \times M = 1024 \times 8$$

$$N' \times M' = 4K \times 8$$

INTERFACE

4 REGISTERS

S NO	MEMORY	$N \times M$	$N' \times M'$	P	Q	$P \times Q$	n	y	z	Total
01	RAM	256×8	$2K \times 8$	8	1	8	8	3	2	13
02	ROM	1024×8	$4K \times 8$	4	1	4	10	2	2	14
03	Interface	4		4	1	4	2	2	2	6

a) 8 RAM chips and 4 ROM chips needed.

COMPONENT	HEXADECIMAL ADDRESS		ADDRESS BUS															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1.1	0000	00 FF	0	0	0	0	0				X	X	X	X	X	X	X	X
RAM 12	0400	04 FF	0	0	0	0	1				X	X	X	X	X	X	X	X
RAM 13	0800	08 FF	0	0	0	1	0				X	X	X	X	X	X	X	X
RAM 14	0C00	0C FF	0	0	0	1	1				X	X	X	X	X	X	X	X
RAM 15	1000	10 FF	0	0	0	0	0				X	X	X	X	X	X	X	X
RAM 16	1400	14 FF	0	0	1	0	1				X	X	X	X	X	X	X	X
RAM 17	1800	18 FF	0	0	1	1	0				X	X	X	X	X	X	X	X
RAM 18	1C00	1C FF	0	0	1	1	1				X	X	X	X	X	X	X	X
ROM 1	2000	23 FF	0	1		0	0	X	X	X	X	X	X	X	X	X	X	X
ROM 2	2400	27 FF	0	1		0	1	X	X	X	X	X	X	X	X	X	X	X
ROM 3	2800	2B FF	0	1		1	0	X	X	X	X	X	X	X	X	X	X	X
ROM 4	2C00	2F FF	0	1		1	1	X	X	X	X	X	X	X	X	X	X	X
INTERFACE 1	4000	4003	1	0		0	0									X	X	
INTERFACE 2	4400	4403	1	0		0	1									X	X	
INTERFACE 3	4800	4803	1	0		1	0									X	X	
INTERFACE 4	4C00	4C03	1	0		1	1									X	X	

