

# Lab-2 Behavioral Simulation

CS1050

## Lab Report

Name – Vidushini A.O.

Index No – 210670N

### Assigned task

Assigned task was to create and stimulate a logic circuit to indicate working state of a Power Station with 3 generators . There , if all three generators are working , green light has to on while if two out of three generators work, the amber light has to on. However if less than 2 generators work, then the red light should on.

### Building the Boolean Representation

#### For Green Light

A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

This can be implemented by the Boolean Expression

A AND B AND C

### For Amber Light

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

→ NOT(A) AND B AND C

→ A AND NOT(B) AND C

→ A AND B AND NOT(C)

This can be implemented by the Boolean Expression

$(\text{NOT } A \text{ AND } B \text{ AND } C) \text{ OR } (A \text{ AND } (\text{NOT } B) \text{ AND } C) \text{ OR } (A \text{ AND } B \text{ AND } (\text{NOT } C))$

### For Red Light

A	B	C	Z
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

→ NOT(A) AND NOT(B) AND NOT(C)

→ NOT(A) AND NOT(B) AND C

→ NOT(A) AND B AND NOT(C)

→ A AND NOT(B) AND NOT(C)

This can be implemented by the Boolean Expression

$(\text{NOT } A \text{ AND } (\text{NOT } B)) \text{ OR } ((\text{NOT } B) \text{ AND } (\text{NOT } C)) \text{ OR } ((\text{NOT } A) \text{ AND } (\text{NOT } C))$

## VHDL design Source code for the circuit.

(Here, switches A, B, C are represented as g0, g1 and g2 respectively while the LED s X, Y and Z are represented as g, a, and r respectively)

```
Circuit2.vhd
C:\Users\workshop\Desktop\Lab_20\lab_2\src\srcsources_1\new\Circuit2.vhd

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

-- Company:
-- Engineer:
-- Create Date: 03/07/2023 03:08:49 PM
-- Design Name:
-- Module Name: Circuit2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Circuit2 is
    Port ( g0 : in STD_LOGIC;
          g1 : in STD_LOGIC;
          g2 : in STD_LOGIC;
          g : out STD_LOGIC;
          a : out STD_LOGIC;
          r : out STD_LOGIC);
end Circuit2;

architecture Behavioral of Circuit2 is
begin
    g <= g0 AND g1 AND g2;
    a <= (NOT(g0) AND g1 AND g2) OR (g0 AND (NOT(g1)) AND g2) OR (g0 AND g1 AND (NOT(g2)));
    r <= ((NOT(g0) AND (NOT(g1)) OR (NOT(g0) AND (NOT(g2)) OR (NOT(g1) AND (NOT(g2)));
end Behavioral;
```

## Schematic circuit from Vivado




## Test Bench Code

```
Circuit2Sim.vhd
C:\Users\workshop\Desktop\Lab_2\src\sim_1\src\Circuit2Sim.vhd

35: -- Port ( ) :
36: end Circuit2Sim;
37:
38: architecture Behavioral of Circuit2Sim is
39: component Circuit2
40:   port(g0, g1, g2 : in std_logic;
41:        g, a, r : out std_logic);
42: end component;
43:
44: signal g0, g1, g2 : std_logic;
45: signal g, a, r : std_logic;
46:
47: begin
48:   uut: circuit2 port map(
49:     g0 => g0,
50:     g1 => g1,
51:     g2 => g2,
52:     g => g,
53:     a => a,
54:     r => r
55:   );
56:
57:   process
58:   begin
59:     g0 <= '0'; -- set initial values
60:     g1 <= '0';
61:     g2 <= '0';
62:     wait for 100 ns; -- after 100 ns change inputs
63:     g2 <= '1';
64:     wait for 100 ns; --change again
65:     g1 <= '1';
66:     g2 <= '0';
67:     wait for 100 ns; --change again
68:     g2 <= '1';
69:     wait for 100 ns; --change again
70:     g0 <= '1';
71:     g1 <= '0';
72:     g2 <= '0';
73:
74:     wait for 100 ns; --change again
75:     g2 <= '1';
76:     wait for 100 ns; --change again
77:     g1 <= '1';
78:     g2 <= '0';
79:     wait for 100 ns; --change again
80:     g2 <= '1';
81:     wait; -- will wait forever
82:   end process;
83:
84: end Behavioral;
```

## Timing Diagram for XSim



## **Conclusion**

Logic stimulator allowed to observe all the outputs of the circuit which was built before it was implemented on hardware, BASYS 3 . This was time saving and less error prone as it was easy to debug rather than testing the circuit on the hardware, Moreover, using a simulator is a cheaper option rather than designing hardware prototype.