CS1050- Lab 3

Index No: 210670N Name : Vidushini.A.O

Part 1

The assigned task was first to design a circuit for a half adder, then to implement a full adder circuit using half adders using the software Vivado. The second task was to create a symbol for the full adder so that it can be utilized to design new circuits in new projects. The final task was to design a four bit adder circuit using four full adders and simulate the circuit using Xsim


Part 2

Half Adder

| А | В | S | С |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

S = A XOR B

C = A AND B



• Full Adder

| Α | В | C_in | S | C_out |
|---|---|------|---|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Using SoP

$$S = \overline{AB}C_{in} + \overline{AB}\overline{C_{in}} + \overline{AB}\overline{C_{in}} + \overline{AB}C_{in}$$

$$S = \overline{A}(\overline{B}C_{i}n + B\overline{C_{i}n}) + A(\overline{B}\overline{C_{i}n} + BC)$$

$$S = \overline{A}(B \oplus C) + A(\overline{B \oplus C})$$

$$S = A \oplus B \oplus C$$


Using SoP

$$C = \overline{A}BC_{in} + A\overline{B}C_{in} + AB\overline{C_{in}} + ABC$$

$$S = \overline{A}(\overline{B}C_i n + B\overline{C_i n}) + A(\overline{B}\overline{C_i n} + BC)$$

$$S = \overline{A}(B \oplus C) + A(\overline{B \oplus C})$$

$$S = A \oplus B \oplus C$$



Part 3- All VHDL files


HALF ADDER

FULL ADDER

RCA_4

```
-- Company:
-- Engineer:
-- Create Date: 03/17/2023 12:46:24 AM
-- Design Name:
-- Module Name: ACL, 4 - Behavioral
-- Project Name:
-- Target Date: 03/18/18/18
-- Dependencies:
-- Tool Versions:
-- Dependencies:
-- Revision:
-- Revision:
-- Revision:
-- Revision:
-- Additional Comments:
-- Interview Comments:
-- Company:
-- Com
```

```
| The state of the
```




Schematic Diagram of the 4 bit Ripple Adder

Part 4- All Timing Graphs

HALF ADDER



FULL ADDER



RCA_4



Part 4- why some of the input combinations results in outputs that cannot be represented using LED LD0-LD3. Discuss the role of LD15?

Some of the input combinations results more than 4 bits which is five bits where it cannot be represented using 4 LED s

As an Example:

1111

+1110

11101

In this case the result cannot be represented alone with LED LD0-LD3 , To represent the overhead bit (circled in red in this case), the C_out signal which is represented by LD15 is used.

Part 5 – Other Conclusions

- With the hierarchical design, complex components can be designed using many basic components.
- A macro symbol can be built (Block) of a certain component to make it able to used in future designs in other Vivado projects.
- A full adder can be designed using two half adders and even more complex bit adders like the 4 bit ripple adder can be designed out of several full adder circuits.