CS1050 - Lab4

Index: 210670N

Name: Vidushini.A.O.

PART 1

The assigned task of lab4 was to design the circuit for a 2_to_4 decoder simulates it using Xsim. The next task was to build the circuit for a 3 _ to_8 decoder using two 2_to_4 decoders .and simulate the circuit with several possible inputs. The final task was to implement the circuit for an 8-to-1 multiplexer, simulate it, create the constrains file and to test the circuit on a Basys 3 board.

PART 2- VHDL Files

2_to_4 Decoder

```
Description of the property of
```

3_to_8 Decoder


```
| Second | S
```

8_to_1 Multiplexer


```
Q 🗎 ← → 🐰 🖹 🛍 🗙 // 🖩 🗘
34 🖨 entity Decoder_3_to_8 is
      Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
           EN : in STD_LOGIC;
37
               Y : out STD LOGIC VECTOR (7 downto 0));
38 end Decoder_3_to_8;
39
40 	☐ architecture Behavioral of Decoder_3_to_8 is
       component Decoder_2_to_4
42
         I : in STD_LOGIC_VECTOR;
EN : in STD_LOGIC;
Y : out STD_LOGIC_VECTOR);
43
44
       end component;
         signal I0, I1 : STD_LOGIC_VECTOR(1 downto 0);
48
         signal Y0 , Y1 : STD_LOGIC_VECTOR (3 downto 0 );
         signal en0, en1, I2 :STD_LOGIC;
49
    begin
        Decoder_2_to_4_0 : Decoder_2_to_4
        port map (
53
        I => I0,
        EN => en0.
54
55 🖒
        Y => Y0);
57 🖨
        Decoder_2_to_4_1 : Decoder_2_to_4
         port map (
I => I1,
58
59
          EN => en1,
Y => Y1);
60
61 🖨
         en0 <= NOT(I(2)) AND EN;
63
         en1 <= I(2) AND EN;
64
         IO <= I(1 downto 0);
65
         I1 <= I(1 downto 0);
66
        I2 <= I(2);
         Y(3 downto 0) <= Y0;
68
        Y(7 downto 4) <= Y1;
69
70
72 end Behavioral;
```

PART 3- Schematic Diagram


2_to_4 decoder



3_to_8 decoder




8_to_1 Multiplexer




PART 3- Timing graphs


2_to_4 decoder



3_to_8 decoder



8_to_1 Multiplexer



PART 4- Conclusion

- Through this lab we could gain the experience on designing and simulating a decoder, and a multiplexer which are key components of a multiplexer.
- Two of the built 2- to 4 decoders were used to build the circuit for a 3 to 8 decoder and then one 3 to 8 decoder was again utilized to build the circuit for the multiplexer 8_to 1.
- Decoders converts binary data from n number of coded inputs to maximum of 2ⁿ outputs
- Multiplexers can be used as a data selector where a particular input can be selected out of many.