


4:1 Half-Rate Multiplexer

Omama Mahmoud Hassan Elsayed Elrefaei, 2001704 | ECE621 | spring 2022


Software tools: Cadence Virtuoso, 65nm Project Project

1.1 Structure


The serializer structure consist of two 2:1 MUX stages. The data rate of the output of each 2:1 MUX stage increases by a factor of two. The phase adjuster composed of two FFs, and a -ve edge latch is located in front of each selector.




FF:




Latch:



2:1 MUX:



Divider by 2:



Project Project

1.2 Simulation

CK2 is 6GHz, D1-4 will be 3GHz, and the output data rate is 12Gbps.

