## **Student Name: Omar Magdy Shaaban**

#### <CESS>

## <Project Phase 3>

**UEL Module Title: Engineering Systems** 

**Module Code: EG7423** 

**ASU Course Title: Electronic Design Automation** 

**Course Code: CSE215** 

Date of Submission: 17/5/2019

**Lecturer: Dr. Mohamed Dessouky** 

UELID: u1927296

**ASUID: 16P6034** 

Email: 16P6034@eng.asu.edu.eg







## Abstract

This document illustrates the physical implementation of a chip. The sequence of the tools used is: ocp, nero, cougar, lvx, druc and s2r. Two additional tools can be used to view the layout between the steps which are graal (symbolic layout) and dreal (real layout). Screenshots and results are provided to view the output of each step.


## Contents

Figures	3
1. Floorplan	4
2. Placement and Routing Steps	5
3. Final Layout	7
4Out Files Outputs	8
5. Appendices	11

# Figures

Figure 1: Floorplanning	4
Figure 2: Placement step output	
Figure 3: Routing step output	<del>6</del>
Figure 4: Real flattened layout using dreal	
Figure 5: Ocp output	
Figure 6: Nero output	
Figure 7: Cougar output	
Figure 8: Lvx output	
Figure 9: Druc output	
Figure 10: S2r output	

## 1. Floorplan



## 2. Placement and Routing Steps

- 1) Placement:
- a) Change the environment variables values (MBK\_IN\_LO and MBK\_OUT\_PH) in the Makefile in order to enter a .vst file and produce an output file of .ap file.
- b) Execute the ocp command using the .ioc and .vst files.
- c) View the .ap file using the graal tool.




Figure 2: Placement step output

- 2) Routing:
- a) Run the nero command using the .vst file and its placement output as inputs.
- b) View the .ap file using the graal tool.




Figure 3: Routing step output

## 3. Final Layout




Figure 4: Real flattened layout using dreal

## 4. .Out Files Outputs

## 1) Ocp:

```
o Final Optimization in process ...
o Net Cost before Final Optimization... 4812
o Final Optimization succeeded ...
o Final Net Cost .... 3704
o Final Net Cost Optimization .... 23.0258%
o Total Net Optimization .... 48.4589%

Ocp : placement finished
NO PREPLACEMENT GIVEN
o Destruction of DATABASE ....
```

Figure 5: Ocp output

### 2) Nero:

- o Routing stats :
  - routing iterations := 211475 - re-routing iterations := 44102
  - ratio := 17.2559%.
- o Dumping routing grid.
- o Saving MBK figure "sdetm\_b\_l\_scan".
- o Saving layout as "sdetm b l scan"...

Figure 6: Nero output

### 3) Cougar:

```
---> Cut transistors
<--- 0
---> Build equis
<--- 114
---> Delete windows
---> Build signals
<--- 114
---> Build instances
<--- 155
---> Build transistors
<--- 0
---> Save netlist
<--- done !
---> Total extracted capacitance
<--- 0.0pF
```

Figure 7: Cougar output

## 4) Lvx:

Figure 8: Lvx output

### 5) Druc:

```
Create Ring : sdetm b l scan rng
Merge Errorfiles:
Merge Error Instances:
instructionCourante : 000
                                            1 00 00 00
                            15 00 00 00
                                     16
         21
                  22
                            23
                                     24 00
                                              33
         29 88
                  30 88
                            31 00
         37 88
                  38|88
                            39|88
                                     40 00
                                              41
                                     48
                                              49
                  46
                                     56
         53 88
                  548
                            55 88
End DRC on: sdetm b l scan
Saving the Error file figure
Done
15520
Some errors have been detected, see file: sdetm b l scan.drc for
detailled
```

Figure 9: Druc output

### 6) S2r:

```
--> post-treating model sdetm b l scan
  ring flattenning :
  . RDS NWELL .......
  . RDS NIMP ......
  . RDS PIMP ......
  . RDS ACTIV ......
  . RDS POLY .......
  rectangle merging :
  . RDS NWELL ......
  . RDS NIMP ......
  . RDS PIMP .......
  . RDS ACTIV .......
  . RDS POLY ......
  . RDS ALU1 .......
  . RDS ALU2 ......
  . RDS ALU3 ......
o saving sdetm b l scan.cif
o memory allocation informations
--> required rectangles = 3367 really allocated = 7
--> Number of allocated bytes: 564054
```

Figure 10: S2r output

## 5. Appendices

#### Makefile:

```
sdet p.ap : sdet.ioc sdetm b l scan.vst
    MBK_IN_LO=vst; export MBK_IN_LO; \
    MBK OUT PH=ap; export MBK OUT PH; \
    ocp -v -ring -ioc sdet sdetm b l scan sdet p > ocp.out
sdetm b 1 scan.ap : sdet p.ap sdetm b 1 scan.vst
    nero -V -p sdet_p sdetm_b_l_scan sdetm_b_l_scan > nero.out
%.al : %.ap
    MBK_OUT_LO=al; export MBK_OUT_LO; \
    RDS TECHNO NAME=./techno/techno-035.rds; \
    export RDS_TECHNO_NAME; \
    cougar -v $* > cougar_$*.out
    lvx vst al $* $* -f > lvx_$*.out
druc core : sdetm b l scan.ap
    RDS_TECHNO_NAME=./techno/techno-symb.rds; \
    export RDS TECHNO NAME; \
    druc sdetm_b_l_scan > druc_core.out
sdet chip.cif : sdetm b l scan.ap
    RDS_TECHNO_NAME=./techno/techno-035.rds; \
    export RDS TECHNO NAME; \
    RDS_OUT=cif; export RDS_OUT; \
    s2r -v -r sdetm_b_l_scan > s2r.out
sdet.ioc:
LEFT ( # IOs from bottom to top
(IOPIN scanin.0);
(IOPIN daytime.0);
(IOPIN code(0).0);)
TOP ( # IOs from left to right
(IOPIN code(1).0);
(IOPIN code(2).0);
(IOPIN code(3).0);)
```

```
RIGHT( # IOs from bottom to top
(IOPIN test.0 );
(IOPIN reset.0 ); )
BOTTOM ( # IOs from left to right
(IOPIN door.0 );
(IOPIN clk.0 );
(IOPIN alarm.0 );
(IOPIN scanout.0 ); )
```