

OMAR ALHALAWANI

(343) 598-5533 | omar.alhalawani2006@gmail.com | linkedin.com/in/omar-alhalawani | github.com/Omar-Alhalawani

EDUCATION

Bachelor of Engineering in Computer Systems Engineering <i>Carleton University — CGPA: 11.6/12 (A+)</i>	Ottawa, ON Expected 2029
— Ontario Professional Engineers Scholarship — Dean's Honour List	

TECHNICAL SKILLS

Hardware & RTL: SystemVerilog (RTL), Verilog, synchronous digital design, FSMs, datapaths

Embedded & Low-Level: C, C++, Arduino, GPIO, SPI, I²C, UART, ADC

Verification & Scripting: Python, Bash, simulation-based testing

Tools: Linux, Git, Vivado, Oscilloscope, Multimeter, Soldering

EXPERIENCE

Embedded Hardware & Research Instrumentation Assistant <i>Carleton University – Engineering Laboratories</i>	Sept. 2025 – Present Ottawa, ON
--	------------------------------------

- Designed and assembled custom electronic circuits through soldering and hardware integration for research instrumentation.
- Interfaced sensors, ADCs, and microcontrollers to support real-time experimental data collection.
- Developed low-level Arduino firmware for timing-critical control and data acquisition tasks.
- Debugged hardware and signal issues using oscilloscopes, multimeters, and systematic testing.

Teaching Assistant – Digital Systems (SYSC 2310) <i>Carleton University – Department of Systems & Computer Engineering</i>	Sept. 2025 – Present Ottawa, ON
--	------------------------------------

- Supported students in digital logic, finite state machines, and synchronous circuit design.
- Assisted with debugging and validating HDL-based designs and timing-related issues.
- Reinforced verification habits through simulation, test cases, and incremental validation.

Hardware Repair Technician (Embedded & Board-Level) <i>uBreakiFix</i>	July 2022 – Sept. 2023 Ottawa, ON
---	--------------------------------------

- Performed component-level diagnostics and repair on consumer electronic and embedded systems.
- Diagnosed power, signal integrity, and board-level faults using systematic testing methods.
- Worked with microcontrollers, peripherals, and low-level hardware interfaces during device repair.
- Developed disciplined debugging workflows under time and reliability constraints.

PROJECTS

Synchronous FIFO RTL Design & Verification	<i>SystemVerilog</i>
<ul style="list-style-type: none">– Designed a synthesizable synchronous FIFO with parameterized depth and data width.– Implemented read/write pointer logic, full/empty status flags, and valid/ready handshaking.– Developed a self-checking SystemVerilog testbench with directed and corner-case tests.	

FPGA-Based Arithmetic Display System	<i>Verilog, Vivado</i>
<ul style="list-style-type: none">– Designed a synchronous digital system integrating arithmetic, control, and display logic on FPGA.– Implemented a datapath with add/subtract functionality and multiplexed input selection.– Designed an FSM-based control unit to manage input capture, operation selection, and output display.– Developed combinational decoding logic to drive a 7-segment display with registered outputs.– Verified functionality through simulation and debugged timing and logic issues during FPGA bring-up.	

EMG Signal Acquisition & Processing System	<i>Arduino, Python</i>
<ul style="list-style-type: none">– Designed an EMG data acquisition and signal conditioning pipeline using MyoWare sensors and microcontrollers.	

EXTRACURRICULAR INVOLVEMENT

Carleton Planetary Robotics Team (FPGA Subteam)	<i>2025 – Present</i>
<ul style="list-style-type: none">– Developing FPGA logic for rover subsystems used in competitive robotics environments.	

Biomedical Carleton Applied Research and Engineering (BioCARE)	<i>2025 – Present</i>
<ul style="list-style-type: none">– Applying hardware and software skills to support biomedical research projects.	