










```
# Loading work.deserializer(fast__1)
# do wave.do
#
# ============================================================
#   TEST CASE 1: Register File Write Command (0xAA)
# ============================================================
# PASS || Command 0xAA: Register 4 successfully written with 77
#
# --- Test Completed ---
# ** Note: $stop    : My_RTL/Testbench/TB.sv(370)
#    Time: 1054622 ns  Iteration: 0  Instance: /TB
# Break in Module TB at My_RTL/Testbench/TB.sv line 370
```








```
#
# ============================================================
#   TEST CASE 2: Register File Read Command (0xBB)
# ============================================================
# PASS || DATA WRITTEN = 42, DATA READ = 42
#
# --- Test Completed ---
```






```
#
# ============================================================
#   TEST CASE 3: ALU Operation with Operands (0xCC)
# ============================================================
# PASS || DATA CALCULATED = 35, DATA READ = 35
#
# --- Test Completed ---
```






```
#
# ============================================================
#   TEST CASE 4: ALU Operation without Operands (0xDD)
# ============================================================
# PASS || DATA CALCULATED = 18, DATA READ = 18
#
# --- Test Completed ---
```