Computer ystems 8 graming

Lecture #22 – Cache Memories



KOÇ UNIVERSITY


Aykut Erdem // Koç University // Fall 2021

Recap


- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy

Recap: Traditional Bus Structure Connecting CPU and Memory

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.



Recap: I/O Bus



Recap: Disk Access Time

- Average time to access some target sector approximated by:
 - Taccess = Tavg seek + Tavg rotation + Tavg transfer
- Seek time (Tavg seek)
 - Time to position heads over cylinder containing target sector.
 - Typical Tavg seek is 3—9 ms
- Rotational latency (Tavg rotation)
 - Time waiting for first bit of target sector to pass under r/w head.
 - Tavg rotation = $1/2 \times 1/RPMs \times 60 sec/1 min$
 - Typical Tavg rotation = 7200 RPMs
- Transfer time (Tavg transfer)
 - Time to read the bits in the target sector.
 - Tavg transfer = $1/RPM \times 1/(avg \# sectors/track) \times 60 secs/1 min.$

Recap: Disk Access Time Example

Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.


Derived:

- Tavg rotation = $1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms.}$
- Tavg transfer = $60/7200 \text{ RPM} \times 1/400 \text{ secs/track} \times 1000 \text{ ms/sec} = 0.02 \text{ ms}$
- Taccess = 9 ms + 4 ms + 0.02 ms

Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 - Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower then DRAM.

Recap: Solid State Disks (SSDs)



- Pages: 512KB to 4KB, Blocks: 32 to 128 pages
- Data read/written in units of pages.
- Page can be written only after its block has been erased
- A block wears out after about 100,000 repeated writes.

Recap: SSD Tradeoffs vs Rotating Disks

Advantages

No moving parts → faster, less power, more rugged

Disadvantages


- Have the potential to wear out
 - Mitigated by "wear leveling logic" in flash translation layer
 - E.g. Samsung 940 EVO Plus guarantees 600 writes/byte of writes before they wear out
 - Controller migrates data to minimize wear level
- In 2019, about 4 times more expensive per byte
 - And, relative cost will keep dropping

Applications

- MP3 players, smart phones, laptops
- Beginning to appear in desktops and servers

Recap: The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.



- → Disk seek time
- → SSD access time
- → DRAM access time
- → SRAM access time
- -□-CPU cycle time
- -O-Effective CPU cycle time

Until 2003, DRAM and disk access times were decreasing more slowly than the cycle time of a processor.


Today, with the introduction of multiple cores, this performance gap is now more and more a function of throughput, with multiple processor cores issuing requests to the DRAM and disk in parallel.

Recap: Locality

• Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

 Recently referenced items are likely to be referenced again in the near future



Spatial locality:

 Items with nearby addresses tend to be referenced close together in time



Recap: Locality Example

```
sum = 0;
for (i = 0; i < n; i++)
   sum += a[i];
return sum;</pre>
```

Data references

 Reference array elements in succession (stride-1 reference pattern). **Spatial locality**

- Reference variable sum each iteration.

Temporal locality


Instruction references

Reference instructions in sequence.


Cycle through loop repeatedly.

Spatial locality
Temporal locality


Recap: Memory Hierarchy



Recap: Memory Hierarchy



Recap: Memory Hierarchy



Recap: Caching in the Mem. Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

Plan for Today

- Cache basics
- Principle of locality
- Cache organization


Disclaimer: Slides for this lecture were borrowed from

- —Randal E. Bryant and David R. O'Hallaroni's CMU 15-213 class
- —Porter Jones' UW CSE 351 class


How does execution time grow with SIZE?

```
int array[SIZE];
int sum = 0;


for (int i = 0; i < 200000; i++) {
   for (int j = 0; j < SIZE; j++) {
      sum += array[j];
   }
}</pre>
```




Actual Data



Processor-Memory Gap




Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)

Problem: lots of waiting on memory

Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)


Solution: caches

Lecture Plan


- Cache basics
- Principle of locality
- Cache organization

Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:




General Cache Concepts



General Cache Concepts: Hit



General Cache Concepts: Miss



Types of Cache Misses

Cold (compulsory) miss

- Cold misses occur because the cache is empty.

Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton)
 of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.

Lecture Plan


- Cache basics
- Principle of locality
- Cache organization

Why Caches Work

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

 Recently referenced items are likely to be referenced again in the near future



Spatial locality:

Items with nearby addresses tend
 to be referenced close together in time



Qualitative Estimates of Locality

- Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
- Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
   return sum;
}</pre>
```


```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
   return sum;
}</pre>
```


```
M = 3,
                                                                  a[0][0]|a[0][1]|a[0][2]|a[0][3]
int sum_array_rows(int a[M][N])
                                                        N=4
                                                                  a[1][0] a[1][1] a[1][2] a[1][3]
     int i, j, sum = 0;
                                                                  a[2][0]|a[2][1]|a[2][2]|a[2][3]
    for (i = 0; j < M; j++)
                                                                           1) a[0][0]
                                                        Access Pattern:
          for (j = 0; i < N; i++)
                                                                              a[0][1]
                                                        stride = ?
               sum += a[i][j];
                                                                              a[0][2]
                                                                           4) a[0][3]
     return sum;
                                                                              a[1][0]
                                                                              a[1][1]
                                                                              a[1][2]
                      Layout in Memory
                                                                              a[1][3]
                                                                              a[2][0]
                              [0] [0] [1] [1] [1] [1] [2] [2] [2] [2]
                                                                              a[2][1]
                              [2] [3] [0] [1] [2] [3] [0] [1] [2] [3]
     Note: 76 is just one
                                                                              a[2][2]
     possible starting
                                                                              a[2][3]
     address of array a
                                                 108
```


```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
   return sum;
}</pre>
```









```
int sum array 3d(int a[N][N][N])

    What is wrong with this code?


                     int i, j, k, sum = 0;

    How can it be fixed?

                     for (i = 0; i < N; i++)
                                   for (j = 0; j < N; j++)
                                                for (k = 0; k < N; k++)
                                                              sum += a[k][i][j];
                      return sum;
                                                                                                                              Layout in Memory (M = ?, N = 3, L = 4)

      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [
                 a[2][0][0 a[2][0][1 a[2][0][2 a[2][0][3
        a[1][0][0|a[1][0][1|a[1][0][2|a[1][0][3
a[0][0][0]a[0][0][1|a[0][0][2|a[0][0][3|
                                                                                                                         76
                                                                                                                                                   92
                                                                                                                                                                            108
                                                                                                                                                                                                       124
                                                                                                                                                                                                                                  140
                                                                                                                                                                                                                                                            156
                                                                                                                                                                                                                                                                                       172
a[0][1][0|a[0][1][1|a[0][1][2|a[0][1][3|
a[0][2][0|a[0][2][1|a[0][2][2|a[0][2][3
```

 Can you permute the loops so that the function scans the 3-d array a with a stride-1 reference pattern (and thus has good spatial locality)?



Cache Performance Metrics

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in *clock cycles*)

Miss Rate (MR)

Fraction of memory references not found in cache (misses / accesses) = 1 - Hit
 Rate

Hit Time (HT)

- Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache

Miss Penalty (MP)

Additional time required because of a miss

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider:
 cache hit time of 1 cycle
 miss penalty of 100 cycles
 - Average access time:
 - 97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
 - 99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
- This is why "miss rate" is used instead of "hit rate"

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

Summary

- Memory Hierarchy
 - Successively higher levels contain "most used" data from lower levels
 - Exploits temporal and spatial locality
 - Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics
- Cache Performance
 - Ideal case: found in cache (hit)
 - Bad case: not found in cache (miss), search in next level
 - Average Memory Access Time (AMAT) = $HT + MR \times MP$
 - Hurt by Miss Rate and Miss Penalty

Lecture Plan


- Cache basics
- Principle of locality
- Cache organization

Cache Organization

- Block Size (B): unit of transfer between cache and main memory
 - Given in bytes and always a power of 2 (e.g. 64 bytes)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!

Cache Organization

- Block Size (B): unit of transfer between cache and main memory
 - Given in bytes and always a power of 2 (e.g. 64 bytes)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- Offset field
 - Low-order $log_2(B) = b$ bits of address tell you which byte within a block
 - (address) mod $2^n = n$ lowest bits of address
 - (address) modulo (# of bytes in a block)



Question



• If we have 6-bit addresses and block size B=4 bytes, which block and byte does 0x15 refer to?

	Block Num	Block Offset
A.	1	1
B.	1	5
C.	5	1
D.	5	5
E.	We're lost	

Question



• If we have 6-bit addresses and block size B=4 bytes, which block and byte does 0x15 refer to?

	Block Num	Block Offset	0x 1 5
A.	1	1	0x 1 5 Address: 0b <u>0</u> 1 <u>0</u> 1/ <u>0</u> 1
B.	1	5	
C.	5	1	Offset width = $log_2(B) = log_2(4) = 2 bits$
D.	5	5	
E.	We're lost		

Cache Organization

- Cache Size (C): amount of data the cache can store
 - Cache can only hold so much data (subset of next level)
 - Given in bytes (C) or number of blocks (C/B)
 - Example: C = 32 KiB = 512 blocks if using 64-byte blocks
- Where should data go in the cache?
 - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address fast
- What is a data structure that provides fast lookup?
 - Hash table!

Review: Hash Tables for Fast Lookup

Insert:

5

27


34

102


119

Apply hash function to map data to "buckets"


hash(27) % N (10) = 7



Place Data in Cache by Hashing Address




Place Data in Cache by Hashing Address




Practice Question

- 6-bit addresses, block size B = 4 bytes, and our cache holds S = 4 blocks.
- A request for address **0x2A** results in a cache miss. Which set index does this block get loaded into and which 3 other addresses are loaded along with it?

Place Data in Cache by Hashing Address




Tags Differentiate Blocks in Same Index



Checking for a Requested Address


- CPU sends address request for chunk of data
 - Address and requested data are not the same thing!
 - Analogy: your friend ≠ their phone number
- TIO address breakdown:



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

Checking for a Requested Address Example

- Using 8-bit addresses.
- Cache Params: block size (B) = 4 bytes, cache size (C) = 32 bytes (which means number of sets is C/B = 8 sets).
 - Offset bits (b) = $log_2(B) = 2 bits$
 - Index bits (s) = log_2 (number of sets) = 3 bits
 - Tag bits (t) = Rest of the bits in the address = 8 2 3 = 3 bits



What are the fields for address 0xBA?

101 110 10


– Tag bits (unique id for block):

5 6 2

- Index bits (cache set block maps to):
- Offset bits (byte offset within block):

Checking for a Requested Address Example

- Using 8-bit addresses.
- Cache Params: block size (B) = 4 bytes, cache size (C) = 32 bytes (which means number of sets is C/B = 8 sets).
 - Offset bits (b) = $log_2(B) = 2 bits$
 - Index bits (s) = $log_2(number of sets) = 3 bits$
 - Tag bits (t) = Rest of the bits in the address = 8 2 3 = 3 bits



- What are the fields for address 0xBA?
 - Tag bits (unique id for block): 0x5 <u>101 110 10</u>
 - Index bits (cache set block maps to): 0x6 5 6 2
 - Offset bits (byte offset within block): 0x2

Cache Puzzle




- Based on the following behavior, which of the following block sizes is NOT possible for our cache?
 - Cache starts empty, also known as a cold cache
 - Access (addr: hit/miss) stream:
 - (14: miss), (15: hit), (16: miss)
 - A. 4 bytes
 - B. 8 bytes
 - C. 16 bytes
 - D. 32 bytes
 - E. We're lost...

Cache Puzzle




block is already in cache!

- Based on the following behavior, which of the following block size is <u>NOT</u> possible for our cache?
 - Cache starts *empty*, also known as a **cold cache**
 - Access (addr: hit/miss) stream:
 - (14: miss), (15: hit), (16: miss)
 - A. 4 bytes
 - B. 8 bytes
 - C. 16 bytes
 - D. 32 bytes
 - E. We're lost...




hit:

Direct-Mapped Cache Problem




Associativity

- What if we could store data in any place in the cache?
 - More complicated hardware = more power consumed, slower
- So we *combine* the two ideas:
 - Each address maps to exactly one set
 - Each set can store block in more than one way



Cache Organization


- Associativity (E): # of ways for each set
 - Such a cache is called an "E-way set associative cache"
 - We now index into cache sets, of which there are S = C/B/E
 - Use lowest $log_2(C/B/E) = s$ bits of block address
 - <u>Direct-mapped</u>: E = 1, so $s = log_2(C/K)$ as we saw previously
 - Fully associative: E = C/K, so s = 0 bits




Example Placement


block size: 16 bytes capacity: 8 blocks address: 16 bits


- Where would data from address 0x1833 be placed?
 - Binary: **0b 0001 1000 0011 0011**



s = ?









Example Placement

block size: 16 bytes capacity: 8 blocks address: 16 bits


- Where would data from address 0x1833 be placed?
 - Binary: **0b 0001 1000 0011 0011**



 $s = log_2(8/2) = 2 bits$



 $s = log_2(8) = 3 bits$





4-way set associative				
Set	Tag	Data		
0				
1		\ \ \		


 $s = log_2(8/4) = 1 bit$

Block Placement

- Any empty block in the correct set may be used to store block
- If there are no empty blocks, which one should we replace?
 - No choice for direct-mapped caches
 - Caches typically use something close to least recently used (LRU)
 (hardware usually implements "not most recently used")







Question



 We have a cache of size 2 KiB with block size of 128 bytes. If our cache has 2 sets, what is its associativity?

- A. 2
- B. 4
- C. 8
- D. 16
- E. We're lost...

If addresses are 16 bits wide, how wide is the Tag field?

Question



$$(C = 2*2^{10} \text{ bytes})$$
 $(B = 2^7 \text{ bytes})$

 We have a cache of size 2 KB with block size of 128 bytes. If our cache has 2 sets, what is its associativity?

$$(S=2)$$

A. 2

B. 4

C. 8

D. 16

E. We're lost...

num blocks = C / K =
$$2^{11}/2^7 = 2^4 = 16$$
 blocks

blocks =
$$E = 16 / 2 = 8$$
 per set

If addresses are 16 bits wide, how wide is the Tag field?

Recap

- Cache basics
- Principle of locality
- Cache organization

Next time: More cache memories