


# **AMBA® APB Bus System Design**



Prepared by

**Omar Mohamed Hussein Mostafa**

## **Abstract**

This report begins by presenting an overview of the AMBA Advanced Peripheral Bus (APB) protocol, describing its operation, transaction phases, and suitability for simple, low-power peripheral communication. The fundamental concepts of address, control, and data transfer within the Setup and Access phases are explained to establish a clear understanding of the protocol. Following this, the report details the design and implementation of a complete APB system consisting of a master and two peripherals: a RAM memory and a one-shot timer. The integration is achieved through an address-decoding wrapper module, demonstrating the application of the APB protocol in building modular and extensible system-on-chip components.

## **Table of Contents**

1. INTRODUCTION .....	5
2. AMBA APB SIGNALS.....	7
3. AMBA APB OPERATION STATES .....	8
4. TRANSFERS .....	9
4.1. WRITE STATE WITH NO WAITS .....	9
4.2. WRITE STATE WITH WAIT STATES .....	10
4.3. READ STATE WITH NO WAITS .....	11
4.4. READ STATE WITH WAITS .....	11
4.5. WRITE STROBES .....	12
4.6. PROTECTION .....	12
4.7. ERROR .....	13
5. PROJECT USING THE AMBA APB PROTOCOL WITH A MASTER AND 2 SLAVES: RAM SLAVE AND TIMER SLAVE. ....	14
5.1. PROJECT OVERVIEW .....	14
5.2. MASTER MODULE .....	15
5.2.1. PARAMETERS .....	15
5.2.2. SIGNALS.....	16
5.3. DECODER MODULE .....	17
5.3.1. PARAMETERS .....	17
5.3.2. SIGNALS.....	17
5.4. APB RAM .....	18
5.4.1. PARAMETERS .....	18
5.4.2. SIGNALS.....	18
5.5. APB TIMER SLAVE .....	19
5.5.1. PARAMETERS IN THE TIMER SLAVE MODULE .....	19
5.5.2. SIGNALS.....	19
5.6. WRAPPED MODULE.....	20
5.6.1. PARAMETERS IN THE WRAPPER MODULE .....	20
5.6.2. SIGNALS.....	20
5.7. FLOW SEQUENCE .....	20
5.8. VERILOG CODE.....	22
5.8.1. RTL CODE FOR MASTER.....	22
5.8.2. RTL CODE FOR DECODER.....	24
5.8.3. RTL CODE FOR THE APB RAM MEMORY SLAVE .....	25
5.8.4. RTL CODE FOR THE APB TIMER SLAVE .....	26
5.8.5. RTL CODE FOR THE WRAPPED MODULE .....	27
5.8.6. TESTBENCH CODE.....	29
5.9. QUESTASIM SIMULATION .....	31
5.9.1. APB RAM MEMORY .....	31
5.9.2. APB TIMER .....	31

5.10. SYNTHESIS TOOL .....	32
5.10.1. ELABORATION .....	32
5.10.2. SYNTHESIS .....	34

## **Table of Figures**


<b><u>Figure 1 AMBA architecture with AHB for high-speed and APB for peripherals via bridge. ....</u></b>	<b><u>5</u></b>
<b><u>Figure 2 Block diagram of the APB communication protocol with connected peripherals. ....</u></b>	<b><u>6</u></b>
<b><u>Figure 3 APB master communication with APB slave .....</u></b>	<b><u>8</u></b>
<b><u>Figure 4 State Diagram for the APB Master .....</u></b>	<b><u>8</u></b>
<b><u>Figure 5 Write transfer with no wait states .....</u></b>	<b><u>9</u></b>
<b><u>Figure 6 Write transfer with wait states. ....</u></b>	<b><u>10</u></b>
<b><u>Figure 7 Read transfer with no wait states .....</u></b>	<b><u>11</u></b>
<b><u>Figure 8 Read transfer with wait states .....</u></b>	<b><u>11</u></b>
<b><u>Figure 9 Byte Lane mapping.....</u></b>	<b><u>12</u></b>
<b><u>Figure 10 Block diagram for the master and the slave communication .....</u></b>	<b><u>21</u></b>

# 1.Introduction

The AMBA Advanced Peripheral Bus (APB) is widely used for low-power, low-bandwidth communication with simple peripherals such as UARTs, timers, and keypad interfaces. Unlike the Advanced High-performance Bus (AHB), which is designed for higher bandwidth and performance, the APB provides a lightweight interface that reduces complexity and power consumption.

The APB can interface with:

- AMBA Advanced High-performance Bus (AHB)
- AMBA Advanced High-performance Bus Lite (AHB-Lite)
- AMBA Advanced Extensible Interface (AXI)
- AMBA Advanced Extensible Interface Lite (AXI4-Lite)



*Figure 1 AMBA architecture with AHB for high-speed and APB for peripherals via bridge.*

APB is a non-pipelined protocol, meaning each transfer is completed before the next one begins. This makes it suitable for low-bandwidth peripherals that only require simple read or write operations.

The APB bus consists of an APB master/bridge and multiple peripheral slaves. The master selects a target slave through selection lines and performs a read or write operation. Each transfer requires at least two clock cycles to complete.

Block diagram illustrating the APB protocol with an APB master/bridge, and peripheral slaves.





Figure 2 Block diagram of the APB communication protocol with connected peripherals.

## 2. AMBA APB Signals

Signal	Source	Description
PCLK	Clock Source	Clock. The rising edge of PCLK times all transfers on the APB.
PRESET_n	System Bus equivalent	Reset. The APB reset signal is synchronous active LOW
PADDR	APB Bridge	Address. This is the APB address bus. It can be up to 32 bits wide.
PPROT	APB Bridge	Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is data access or an instruction access
PSELx	APB Bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSELx signal for each slave.
PENABLE	APB Bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	APB Bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
PWDATA	APB Bridge	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.
PSTRB	APB Bridge	Write strobes. This signal indicates which byte lanes to update during a write transfer.
PREADY	Slave Interface	Ready. The slave uses this signal to extend an APB transfer.
PRDATA	Slave Interface	Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW. This bus can be up to 32-bits wide.
PSLVERR	Slave Interface	This signal indicates a transfer failure. APB peripherals are <b>not required</b> to support the PSLVERR pin.




### 3.AMBA APB Operation States



*Figure 3 APB master communication with APB slave*

The APB master is triggered externally by a transfer request signal. Once triggered, it initiates a transaction with the selected peripheral using the address and data buses.




*Figure 4 State Diagram for the APB Master*

The AMBA APB has three states:

- **IDLE:** No peripheral is selected, and no transfer takes place.
- **IDLE to Setup:** This transition occurs when the Transfer request is sent.
- **SETUP:** The APB master selects the target slave, sets the address, and determines the operation (read or write). These control signals are prepared for the peripheral.
- **SETUP to ACCESS:** this transition occurs in the second cycle with rising the **PENABLE**.
- **ACCESS:** The master asserts **PENABLE** to enable the transfer. At the next rising edge, if the slave indicates **PREADY**, the transfer is completed.

## 4. Transfers

### 4.1. Write state with no waits




*Figure 5 Write transfer with no wait states*

- At the **IDLE** state between T0 and T1 the master receives a request through the transfer signal.
- At T1, a write transfer starts with address **PADDR**, write data **PWDATA**, write signal **PWRITE**, and select signal **PSEL**, being registered at the rising edge of **PCLK**. This is called the Setup phase of the write transfer.
- At T2, signal **PENABLE**, and ready signal **PREADY**, are registered at the rising edge of **PCLK**. When asserted, **PENABLE** indicates the start of the Access phase of the transfer. When asserted, **PREADY** indicates that the slave can complete the transfer at the next rising edge of PCLK.

The address **PADDR**, write data **PWDATA**, and control signals all remain valid until the **transfer completes at T3**, the end of the Access phase. The enable signal **PENABLE** is deasserted at the end of the transfer. The select signal **PSEL**, is also deasserted unless the transfer is to be followed immediately by another transfer to the same peripheral.

## 4.2. Write state with wait states



*Figure 6 Write transfer with wait states.*

- The same happens like the previous write state except when **PENABLE** is HIGH, the slave extends the transfer by driving **PREADY** LOW. All the signals remain unchanged while **PREADY** remains LOW.

### 4.3. Read state with no waits




Figure 7 Read transfer with no wait states

- The same process as the write state except for the **PWRITE** is held LOW.

### 4.4. Read state with waits





Figure 8 Read transfer with wait states

- The same process as the write state with wait cycles except for the **PWRITE** is held LOW.
- ✓ **Comment:** **PREADY** can take any value when **PENABLE** is LOW. This ensures that peripherals that have a fixed two cycle access can tie **PREADY** HIGH.

## 4.5. Write Strobes



*Figure 9 Byte Lane mapping*

The write strobe signals, **PSTRB**, enable sparse data transfer on the write data bus. Each write strobe signal corresponds to one byte of the write data bus. When asserted HIGH, a write strobe indicates that the corresponding byte lane of the write data bus contains valid information. There is one write strobe for each eight bits of the write data bus, so **PSTRB[n]** corresponds to **PWDATA[(8n + 7):(8n)]**. Figure 9 shows this relationship on a 32-bit data bus where in this case the **PSTRB** would be a 4-bit bus, each bit enables to write a certain byte into the same byte index in the slave register.

## 4.6. Protection

Protection unit support, supports **complex system designs**, it is often necessary for both the interconnect and other devices in the system to provide protection against illegal transactions. For the APB interface, this protection is provided by the **PPROT[2:0]** signals.

The three levels of access protection are:

- **Normal or privileged PPROT[0]**
  - LOW indicates a normal access.
  - HIGH indicates a privileged access.
  - This is used by some masters to indicate their processing mode.
  - A privileged processing mode typically has a greater level of access within a system.
- **Secure or non-secure, PPROT[1]**
  - LOW indicates a secure access.
  - HIGH indicates a non-secure access.
  - This is used in systems where a greater degree of differentiation between processing modes is required.

- Note This bit is configured so that when it is HIGH then the transaction is considered non-secure and when LOW, the transaction is considered as secure.
- **Data or Instruction, PPROT[2]**
  - LOW indicates data access.
  - HIGH indicates instruction access.
  - This bit gives an indication if the transaction is a data or instruction access.
  - Note This indication is provided as a hint and is not accurate in all cases. For example, where a transaction contains a mix of instruction and data items. It is recommended that, by default, an access is marked as a data access unless it is specifically known to be an instruction access.

## 4.7.Error

**PSLVERR** is the error response signal in the APB protocol. You use it only in the last cycle of a transfer when **PSEL**=1, **PENABLE**=1, and **PREADY**=1, this means that otherwise in this case the **PSLVERR** is ignored so it's recommended to be held LOW when it's not sampled. This signal indicates that something went wrong during the transfer. For Example:

- **Invalid address access:** The master tried to access a register that doesn't exist in the slave.
- **Unsupported operation:** writing to a read-only register.
- **Peripheral internal error:** The slave cannot complete the requested operation correctly.

**PSLVERR** must only be valid in the final cycle of the transfer. If the slave drives **PSLVERR**= 1, the master considers the transfer unsuccessful.

APB peripherals are not required to support the **PSLVERR** pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.

## **5.Project using the AMBA APB protocol with a Master and 2 Slaves: Ram slave and Timer slave.**

### **5.1.Project Overview**

The designed system implements the AMBA APB protocol with one master and two slaves: a timer and a memory module. The master generates all APB control signals and supports both read and write operations following the standard Setup and Access phases. A parameterized decoder is used to map address ranges to the corresponding slave select signals, ensuring only one slave is active at a time. The timer slave provides a programmable down-counter with registers for load, current value, control, and interrupt clear, supporting one-shot operation and interrupt generation when the count reaches zero. The memory slave acts as a small APB-mapped register file, parameterized in width and depth, and supports word-aligned read and write operations with byte strobe support. Address and data widths across modules are fully parameterized, with the timer using a 2-bit address space and the memory using a 6-bit address space. The overall design is compliant with the AMBA APB protocol, synthesizable, and verified in simulation.

This Project ignores the PSLVERR and the PPROT signals.

## 5.2.Master module

The APB master block is responsible for initiating and controlling all bus transactions with the connected slave peripherals. It generates the required APB signals, including the address bus (PADDR), write data (PWDATA), read/write control (PWRITE), and select/enable strobes (PSEL, PENABLE), while receiving read data (PRDATA) and status (PREADY, PSLVERR) from the slaves. The master follows the APB protocol sequence of IDLE → SETUP → ACCESS states to ensure proper communication. Addressing is implemented as byte-addressable, meaning each address refers to an individual byte, and word-aligned accesses are performed internally based on the data bus width. This design enables the master to interface seamlessly with both memory and timer slaves, managing read and write operations in compliance with the AMBA APB standard.

The APB master module in this design uses a byte-addressable addressing scheme rather than word addressing. This means that each increment in the address corresponds to a single byte in memory, regardless of the data bus width. For example, with a 32-bit (4-byte) data bus, consecutive word-aligned addresses differ by 4 (0x00, 0x04, 0x08, ...). This convention is consistent with standard ARM-based APB implementations and allows finer granularity when accessing memory and peripheral registers, while the slaves internally decode only the relevant word-aligned addresses.

### 5.2.1.Parameters

Parameters	Accessibility	Default	Description
DATA_WIDTH	Global	32	Input Data Width, up to 32 bits, also defines the memory Word width.
SLAVE_NUM	Global	2	Number of slaves derived by the master.
MAIN_ADDR_WIDTH	Global	32	The main address width driven by the master.
DATA_BYTE_NUM	Local	4	Byte number in the DATA bus.
IDLE	Local	0	Reset State
SETUP	Local	1	Setup state
ACCESS	Local	2	Access state



### 5.2.2.Signals

Signals	Port	Width	Description
<b>Transfer</b>	Input	1	Transfer signal from the higher logic to start operation.
<b>PCLK</b>	Input	1	System clock.
<b>PRESET_n</b>	Input	1	System reset.
<b>PADDR</b>	Output	32	Address driven to the slave.
<b>PSEL</b>	Output	2	Selection signal to choose the slave.
<b>PENABLE</b>	Output	1	Enable signal.
<b>PWRITE</b>	Output	1	Write/Read signal , when HIGH indicates write.
<b>PWDATA</b>	Output	32	Data input to be written.
<b>PSTRB</b>	Output	4	Strobe signal to validate certain bytes of the data input.
<b>PREADY</b>	Input	1	Ready signal to complete transfer.
<b>PRDATA</b>	Input	32	Data read from the slave.
<b>APB_RDATA</b>	Output	32	Data read to the higher logic.
<b>APB_ADDR</b>	Input	32	Address driven by the higher logic.
<b>APB_WDATA</b>	Input	32	Data input by the higher logic.
<b>APB_STRB</b>	Input	4	Strobe signals driven by the higher logic.
<b>APB_WRITE</b>	Input	1	Write/Read signals from the higher logic
<b>APB_READY</b>	Output	1	Ready signal to the higher logic to complete transfer.

## 5.3.Decoder module

The decoder block is responsible for decoding the PSEL from the master and drive the selection inputs of the slaves, also receiving the ready and read data from the slave and choosing to pass the valid one to the master.

### 5.3.1.Parameters

Parameters	Accessibility	Default	Description
DATA_WIDTH	Global	32	Input Data Width, up to 32 bits, also defines the memory Word width.
SLAVE_NUM	Global	2	Number of slaves derived by the master.

### 5.3.2.Signals

Signals	Port	Width	Description
PSEL	Input	2	Selection signal from the master.
PREADY	Output	1	Valid Ready signal to the master.
PRDATA	Output	32	Valid data read to the slave.
PREADY0	Input	1	Ready signal from the first slave.
PREADY1	Input	1	Ready signal from the second slave.
PRDATA0	Input	32	Read data from the first slave.
PRDATA1	Input	32	Read data from the second slave.

## 5.4.APB RAM

The memory slave is implemented as a parameterized RAM block that can be accessed through the AMBA APB interface. It supports both read and write operations, with configurable address width and data width to allow flexibility in storage capacity. Each memory location is addressable via the APB address bus, enabling the master to store or retrieve data efficiently. This block acts as a general-purpose storage unit within the system, providing simple and reliable memory-mapped access for verification and testing of the APB protocol.

### 5.4.1.Parameters

Parameters	Accessibility	Default	Description
DATA_WIDTH	Global	32	Input Data Width, up to 32 bits, also defines the memory Word width.
RAM_DEPTH	Global	64	Memory Ram Word number.
DATA_BYTE_NUM	Local	4	Byte number in the DATA bus.
RAM_ADDR_WIDTH	Local	8	Ram Address bits.
BYTE_ENCODING_BITS	Local	2	Bits needed to encode the Bytes.
MAIN_ADDR_WIDTH	Global	32	The main address width driven by the master.

### 5.4.2.Signals

Signals	Port	Width	Description
PCLK	Input	1	System clock.
PRESET_n	Input	1	System reset.
PADDR	Input	32	Address driven from the master.
PSEL	Input	2	Selection signal to activate the slave.
PENABLE	Input	1	Enable signal.
PWRITE	Input	1	Write/Read signal , when HIGH indicates write.
PWDATA	Input	32	Data input to be written.
PSTRB	Input	4	Strobe signal to validate certain bytes of the data input.
PREADY	Output	1	Ready signal to complete transfer.
PRDATA	Output	32	Data read output.

## 5.5.APB Timer Slave

The timer slave is an APB-compliant peripheral that provides a simple countdown timing function controlled by the master. It contains registers for the load value, current counter value, control, and interrupt status/clear. On reset, the timer initializes its counter, and once enabled, it decrements on each clock cycle until reaching zero. At that point, it generates an interrupt request to the system and then stops, as the design supports only one-shot mode. The registers are accessed through the APB interface with byte-addressable addressing, allowing the master to configure the timer, observe its current value, and clear the interrupt in compliance with the AMBA APB protocol.

### 5.5.1.Parameters in the Timer Slave module

Parameters	Accessibility	Default	Description
<b>DATA_WIDTH</b>	Global	32	Input Data Width, up to 32 bits, also defines the memory Word width.
<b>DATA_BYTE_NUM</b>	Local	4	Byte number in each DATA bus.
<b>TIMER_ADDR_WIDTH</b>	Local		Timer Address bits.
<b>BYTE_ENCODING_BITS</b>	Local	2	Bits needed to encode the Bytes.
<b>MAIN_ADDR_WIDTH</b>	Global	32	The main address width driven by the master.
<b>CNTRL</b>	Local	0	Address state which enables the timer , external clock ,external enables and the interrupt signals.
<b>VALUE</b>	Local	1	Address state points at the Timer value.
<b>RELOAD</b>	Local	2	Address state points at Timer Reload value.
<b>INT</b>	Local	3	Address state points at Interrupt signal.

### 5.5.2.Signals

Signals	Port	Width	Description
<b>PCLK</b>	Input	1	System clock.
<b>PRESET_n</b>	Input	1	System reset.
<b>PADDR</b>	Input	32	Address driven from the master.
<b>PSEL</b>	Input	2	Selection signal to activate the slave.
<b>PENABLE</b>	Input	1	Enable signal.
<b>PWRITE</b>	Input	1	Write/Read signal , when HIGH indicates write.
<b>PWDATA</b>	Input	32	Data input to be written.
<b>PSTRB</b>	Input	4	Strobe signal to validate certain bytes of the data input.
<b>PREADY</b>	Output	1	Ready signal to complete transfer.
<b>PRDATA</b>	Output	32	Data read output.

## 5.6. Wrapped module

The wrapper module is the top-level block that integrates the APB master and its connected slaves. In addition to instantiating the master, timer, and memory, the wrapper also embeds the address decoding logic internally. This decoder generates one-hot select signals based on the master's address and ensures that only the targeted slave is activated during a transfer. By combining both the system integration and the decoding function inside a single block, the wrapper simplifies the overall design and manages all routing between the master and the slaves.

### 5.6.1. Parameters in the Wrapper module

Parameters	Accessibility	Default	Description
DATA_WIDTH	Global	32	Input Data Width, up to 32 bits, also defines the memory Word width.
RAM_DEPTH	Global	64	Memory Ram Word number.
SLAVE_NUM	Global	2	Number of slaves derived by the master.
MAIN_ADDR_WIDTH	Global	32	The main address width driven by the master.
DATA_BYTE_NUM	Local	4	Byte number in each DATA bus.
BYTE_ENCODING_BITS	Local	2	Bits needed to encode the Bytes.

### 5.6.2. Signals


Signals	Port	Width	Description
Transfer	Input	1	Transfer signal to start operation.
PCLK	Input	1	System clock.
PRESET_n	Input	1	System reset.
RDATA	Output	32	Data read.
ADDR	Input	32	Address.
WDATA	Input	32	Data input.
STRB	Input	4	Strobe signals.
WRITE	Input	1	Write/Read signals.
READY	Output	1	Ready signal.

## 5.7. Flow sequence

- The master receives a transfer request consisting of an address, a write/read command, and data. The address encodes both the peripheral selection and the register location within that peripheral.

**Notice:** Only one peripheral is selected at a time as the master only sends one data bus to the slave and receives one bus in the read state.

- Once the master received the transfer signals it goes through the state diagram as explained before.
- In the **SETUP** state, the slave receives the selection, address and the read/write command, along with write data if applicable.
- In the **ACCESS** state, the slave is enabled. If the slave is ready, the transfer is completed on the next rising clock edge. If the slave is not ready, the transfer is extended until the slave asserts readiness, after which it is completed on the next rising clock edge.



*Figure 10 Block diagram for the master and the slave communication*

## 5.8.Verilog Code

### 5.8.1.RTL Code for Master

```

1  ACCESS: begin
2      PADDR=APB_ADDR[MAIN_ADDR_WIDTH-1 :0      ]; //Register the 32 bit address
3      PSEL =APB_ADDR[MAIN_ADDR_WIDTH-1 -:SLAVE_NUM]; //decode from the ADDR the PSEL based on the SLave num starting from the MSB
4
5      PWDATA =APB_WDATA;                          //register the data to be written
6      if(APB_WRITE) begin
7          PSTRB =APB_STRB;                          //register the PSTROBE only in writing phase
8      end
9      else begin
10         PSTRB ='b0;                                //STROBES must be zero while reading
11     end
12     PWRITE =APB_WRITE;                            //register the operation to be implemented
13     PENABLE=1;                                    //ACCESS ----> PENABLE is high
14 end
15 default:{PADDR,PWDATA,PSTRB,PSEL,PENABLE,PWRITE}='b0;
16 endcase
17 end
18
19 //memory logic
20 always @(posedge PCLK) begin
21     if(!PRESET_n) begin
22         ns<=0;
23     end
24     else begin
25         cs<=ns;
26     end
27 end
28
29 //next state logic
30 always @(*) begin
31     case(cs)
32         IDLE: begin
33             if(!transfer) begin
34                 ns=IDLE;
35             end
36             else begin
37                 ns=SETUP;
38             end
39         end
40         SETUP: ns=ACCESS;
41         ACCESS: begin
42             if(!PREADY) begin
43                 ns=ACCESS;
44             end
45             else if (PREADY && transfer) begin //Another transfer request
46                 ns=SETUP;
47             end
48             else if (PREADY && !transfer) begin //No other transfers
49                 ns=IDLE;
50             end
51             else begin
52                 ns=IDLE;
53             end
54         end
55         default : ns=IDLE;
56     endcase
57 end
58 endmodule

```



### 5.8.2.RTL Code for Decoder

### 5.8.3.RTL Code for the APB RAM memory slave

#### 5.8.4.RTL Code for the APB Timer slave

### 5.8.5.RTL Code for the Wrapped module

```
1
2  MEM_slave #(DATA_WIDTH, RAM_DEPTH, MAIN_ADDR_WIDTH) MEM_SLAVE (
3      .PCLK(PCLK)
4      , .PRESET_n(PRESET_n)
5      , .PADDR(PADDR)
6      , .PSEL(PSEL0)
7      , .PENABLE(PENABLE)
8      , .PWRITE(PWRITE)
9      , .PDATA(PDATA)
10     , .PSTRB(PSTRB)
11     , .PREADY(PREADY0)
12     , .PRDATA(PRDATA0));
13  Timer_slave #(DATA_WIDTH, MAIN_ADDR_WIDTH) TIMER (
14      .PCLK(PCLK)
15      , .PRESET_n(PRESET_n)
16      , .PADDR(PADDR)
17      , .PSEL(PSEL1)
18      , .PENABLE(PENABLE)
19      , .PWRITE(PWRITE)
20      , .PDATA(PDATA)
21      , .PSTRB(PSTRB)
22      , .PREADY(PREADY1)
23      , .PRDATA(PRDATA1));
24  decoder #(DATA_WIDTH, SLAVE_NUM) DECODER(
25      .PSEL(PSEL),
26      .PSEL0(PSEL0),
27      .PSEL1(PSEL1),
28      .PRDATA(PRDATA),
29      .PRDATA0(PRDATA0),
30      .PRDATA1(PRDATA1),
31      .PREADY0(PREADY0),
32      .PREADY1(PREADY1),
33      .PREADY(PREADY)
34  );
35  endmodule
36
```




## 5.8.6. Testbench Code

```
1  module APB_tb();
2
3  reg  PCLK,PRESET_n,transfer,WRITE;
4  reg  [31:0] WDATA ;
5  reg  [3 :0] STRB  ;
6  reg  [31:0] ADDR  ;
7  wire [31:0] RDATA ;
8
9  APB_Wrapper #(32,64,2,32)DUT(PCLK,ADDR,WDATA,RDATA,PRESET_n,transfer,WRITE,READY,STRB);
10
11 initial begin
12     PCLK=0;
13     forever begin
14         #10 PCLK=!PCLK;
15     end
16 end
17
18 initial begin
19     $readmemh("MEM.dat",DUT.MEM_SLAVE.MEM);
20 end
21
22 initial begin
23     //Reset assign
24     PRESET_n=0;
25     @(negedge PCLK);
26     PRESET_n=1;
27     {ADDR,WDATA,transfer,WRITE,STRB}='b0;
28     repeat(2) @(negedge PCLK);
29     //Transfer and instantiating the MEM_slave
30     transfer=1;
31     ADDR=32'h4000000c;           //select MEM , ADDRESS=c ---> word addr=3
32     WRITE=1;                   // Write operation
33     WDATA=32'habcdef12;        //Data to be written
34     STRB=4'b1101;              //validate only this bytes
35     repeat(1) @(negedge PCLK); //now we are at SETUP
36     transfer=0;                 //to make state resets after transfer
37     repeat(2) @(negedge PCLK); //ACCESS then the transfer ends
38     transfer=1;                 //again another transfer
39     WRITE=0;                    //Read operation , same address before so we predict ab
40                                //cd0012 to be out
41     repeat(1) @(negedge PCLK); //now we are setup
42     transfer=0;                 //to make state resets after transfer
43     repeat(2) @(negedge PCLK); //ACCESS then the transfer ends
44     transfer=1;                 //again another transfer
45     ADDR=32'h40000008;          //select MEM , ADDRESS=8 ---> word addr=2
46     WRITE=1;                   //Write operation
47     WDATA=32'h77777777;        //write data
48     STRB=4'b1011;              //validate only this bytes
49     repeat(1) @(negedge PCLK); //now we are at SETUP
50     transfer=0;                 //to make state resets after transfer
51     repeat(2) @(negedge PCLK); //ACCESS then the transfer ends
52     transfer=1;                 //transfer
53     WRITE=0;                    //Read operation
54     repeat(1) @(negedge PCLK); //now setup
55     transfer=0;                 //to make state resets after transfer
56     repeat(3) @(negedge PCLK); //transfer
57     transfer=1;                 //transfer
58     ADDR=32'h80000008;          //now the timer slave activated , address points about
59                                //reload value
60     WDATA=32'h0000000a;        //Reload value a to timer
61     STRB=4'b1111;              //validate all the data in
62     WRITE=1;                   //write operation
63     repeat(1) @(negedge PCLK); //setup state
64     transfer=0;                 //to make state resets after transfer
65     repeat(2) @(negedge PCLK); //ACCESS then end transfer
66     PRESET_n=0;                 //Resets to reload the timer
67     @(negedge PCLK);            //wait pos edge clk
68     PRESET_n=1;                 //remove resets
69     transfer=1;                 //transfer
70     ADDR=32'h80000000;          //Timer slave activated ,address points to enable timer
71     WDATA={28'b0,4'b1001};    //write data to enables interrupt and timer
```

```
1  STRB=4'b1111;           //validate data input
2  WRITE=1;                //write operation
3  repeat(1) @(negedge PCLK); //now setup state
4  transfer=0;              //to make state resets after transfer
5  repeat(2) @(negedge PCLK); //ACCESS then end transfer
6  transfer=1;              //transfer
7  ADDR=32'h80000004;       //Timer slave activated ,address points to enable Timer
  value
8  WDATA=32'h0000000a;      //dummy bits
9  STRB=4'b0000;           //don't validate input
10 WRITE=0;                 //read the data
11 repeat(3) @(negedge PCLK); //Setup access then end transfer
12 transfer=1;              //transfer
13 repeat(5) @(negedge PCLK); //read multiple times the timer value
14 repeat(1) @(negedge PCLK); //Setup access then end transfer
15 ADDR=32'h8000000c;       //address points at interrupt state
16 WDATA=32'h0000000a;      //dummy bits
17 STRB=4'b0000;           //Don't validate inputs
18 WRITE=0;                 //Read data
19 transfer=1;
20 repeat(4) @(negedge PCLK); //access then end transfer
21 transfer=1;
22 // @(negedge PCLK);
23 $stop;
24 end
25 endmodule
```


## 5.9. Questasim simulation

### 5.9.1. APB RAM Memory




- ✓ Reset is correct.
- ✓ Ready signal is correct.

Here we should write  $(abcd0012)_H$  in the MEM[3] and read it ,then write  $(ab007777)_H$  in MEM[2].



- ✓ Write and Read operation works well.
- ✓ The APB Ram works well.

### 5.9.2. APB Timer




- At first, we reloaded the Timer Reload.
- Reset the timer to start at the Reload value.
- Enables the timer.
- Read the timer value multiple times.
- Read the interrupt signal at the end.




## 5.10.Synthesis tool

### 5.10.1.Elaboration


- Wrapped module Schematic




- Master module schematic




- Decoder schematic



- APB RAM memory schematic




- APB Timer schematic



## 5.10.2.Synthesis

- Schematic



- Utilities Report

The screenshot displays the 'Utilization' window of a synthesis tool, showing the hierarchy of the design. The table below summarizes the utilization statistics for the APB Wrapper and its components.

Name	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
APB_Wrapper	254	203	83	1
MASTER (APB_master)	131	2	0	0
MEM_SLAVE (MEM_sl...)	33	66	0	0
TIMER (Timer_slave)	90	135	0	0