# CC410: System Programming Lecture 3: SIC/XE

- Memory
  - Maximum memory available on a SIC/XE system is 1 megabyte (2<sup>20</sup> bytes)
  - Instruction format and addressing modes are changed
- Register (Additional registers)

Mnemonic	Number	Special use
В	3	Base register; used for addressing
S	4	General working register-no special use
T	5	General working register-no special use
F	6	Floating-point accumulator (48bits)

 Registers S and T are only for storing data. They can not use for accumulator

• Ex: ADDR S, A 
$$A \leftarrow A+S$$
 COMPR X, T

# Registers

Register	Purpose of Register (*each is 24 bits, except F)
(0) A	Accumulator: arithmetic, I/O
(1) X	Index: addressing
(2) L	Linkage: storing return addresses for subroutines (e.g. for JSUB)
(3) B	Base: addressing
(4) S	General working register
(5) T	General working register
(6) F	Floating Point Accumulator (48 bits)
(8) PC	Program Counter: address of the next instruction to be fetched for execution
(9) SW	State Word: information, including condition code (CC) used for tests (e.g. for I/O)

SIC/XE only

# SIC/XE Machine Architecture Data Formats

Integer

Character

A 01000001

#### Data formats

There is a 48-bit floating-point data type

1	11	36
S	exponent	fraction

- sign bit s (0: +, 1: -)
- fraction f: a value between 0 and 1
- exponent e: unsigned binary number between 0 and 2047
- value: s \* f \* 2 (e-1024)
- Ex:  $5 = 2^2 + 2^0 = (2^{-1} + 2^{-3}) * 2^3 = (2^{-1} + 2^{-3}) * 2^{1027 1024}$ 0,1000000011,1010000....0

## Data Formats Example

- Float



| = | 0 | 10000000011 | 100111000111101011100001010001111010

# Data Formats Example

- Float
  - -.000489
- $= 1000000001100000011111000000011111110 * 2^{-10}$
- $= 1000000001100000011111000000011111110 * 2^{1014-1024}$
- =1, 01111110110, 100000000011000000111100000001111110

#### Instruction formats

- Since the memory used by SIC/XE may be 2<sup>20</sup> bytes, the instruction format of SIC is not enough.
  - Solutions

opcode x address

1 15

- Use relative addressing
- Extend the address field to 20 bits
- SIC/XE instruction formats

- Addressing modes
  - New relative addressing modes for format 3

Mode

Indication Target address calculation


Base relative b=1,p=0 TA=(B)+disp  $(0 \le disp \le 4095)$ Program-counter relative b=0,p=1 TA=(PC)+disp  $(-2048 \le disp \le 2047)$ 

- When base relative mode is used, disp is a 12-bits unsigned integer
- When program-counter relative mode is used, disp is a 12-bits signed integer
  - 2's complement
- Direct addressing for formats 3 and 4 if b=p=0
- These two addressing mode can combine with index addressing if x=1

- Addressing modes
  - Bits x,b,p,e: how to calculate the target address
    - relative, direct, and indexed addressing modes
  - Bits i and n: how to use the target address (TA)

Mode	Indication	Operand value
Immediate addressing	n=0 , i=1	TA: TA is used as the operand value, no memory reference
Indirect addressing	n=1 , i=0	((TA)): The word at the TA is fetched. Value of TA is taken as the address of the operand value
Simple addressing	n=0 , i=0	Standard SIC
	n=1 , i=1	(TA):TA is taken as the address of the operand value


# Addressing mode example



# Addressing mode example

B=006000 PC=003000 X=000090

LDA's opcode is 00H



			Ma	ach	ine	ins	tru	ction		Value
Hex							Bi	nary	Target	loaded into register A
	op	n	i	X	b	p	е	disp/address	address	register A
032600	000000	1	1	0	0	1	0	0110 0000 0000	3600	103000
03C300	000000	1	1	1	1	0	0	0011 0000 0000	6390	00C303
022030	000000	1	0	0	0	1	0	0000 0011 0000	3030	103000
010030	000000	0	1	0	0	0	0	0000 0011 0000	30	000030
003600	000000	0	0	0	0	1	1	0110 0000 0000	3600	103000
0310C303	000000	1	1	0	0	0	1	0000 1100 0011 0000 0011	C303	003030

## Case 1:

- <u>n=1; i=1</u>
  - Simple addressing: TA is taken as address of operand
- <u>x=0</u>
  - Not indexed (X has no influence on TA)
- <u>b=0; p=1</u>:
  - Program counter relative: therefore TA=PC +(disp)=3000 (PC)+600 (disp)=3600 since it is indirect address, then the value stored in register A is 103000H
- <u>e=0</u>:
  - Format 3

## Case 2:

- n=1, i=1
  - Simple addressing: TA is taken as address of operand value
- <u>x=1</u>:
  - Indexed
- <u>b=1</u>, <u>p=0</u>:
  - Base relative addressing: therefore TA=B+(disp) = 6000 (B) +300 (disp)+90 (index)=6390, then the value stored in register A is 00C303H
- e=0:
  - Format 3

### Case 3:

- n=1, i=0
  - Indirect addressing: Word at TA is fetched. Value of TA is taken as address of operand value
- <u>x=0</u>:
  - Not indexed (X has no influence on TA)
- <u>b=0; p=1</u>:
  - Program counter relative: therefore TA=PC +(disp)=3000 (PC)+30 (disp)=3030 since it is indirect address, then the value stored in register A is **103000H** since 3030 has a value of 3600 which is address of the operand so look for **3600** will find data of **103000H**
- <u>e=0</u>:
  - Format 3

## Case 4:

- n=0, i=1:
  - Immediate addressing: TA is used as operand. No memory reference.
- <u>x=0</u>:
  - Not indexed (X has no influence on TA)
- <u>b=0; p=0</u>:
  - Direct addressing : therefore TA = disp = 30, then the value stored in register A is 30H
- <u>e=0</u>:
  - Format 3

## Case 5:

- <u>n=0, i=0</u>
  - Standard SIC. Then bits b, p and e are considered to be part of the address field of the instruction (rather than flags indicating addressing mode)
- This makes format 3 identical to the format used on the standard version of SIC providing the desired compatibility
- Now aggregate bits x, b, p and e to disp/address Now it will be the X bit + 15 bits of address therefore TA is **3600**. then the value stored in register A is **103000H**

### Case 6:

- $\underline{n=1, i=1}$  Simple addressing. TA is taken as address of operand value
- Since n=1, i=1, then it is not standard SIC, now
- Since e=1, then it is format 4
- $\underline{x=0}$ : not indexed (x has no influence on TA)
- <u>b=0</u>; <u>p=0</u>: Direct addressing : therefore TA= address= **0C303**, then the value stored in register A is **3030H**

## Special symbols (SIC & SIC/XE)

- # : immediate addressing
- @ : indirect addressing
- + : format 4
- \* : the current value of PC
- C` ': character string
- op m, x : x denotes the index addressing

### Note

- c: constant between 0 and 4095
- m: memory address or constant larger than 4095
- 4: format 4 instruction
- D: Direct Addressing instruction (p=0, b=0)
- A: Assembler selects either program counter relative (p=1, b=0) or base relative mode (p=0, b=1)
- S: Compatible with instruction format for standard SIC machine. Operand value can be between 0 and 32,767

# Addressing mode summary

Note A: Assembler determines whether access is PC or B-relative

Flag bits	Assembler language notation	Calculation of target address TA	Operand	Notes
110000	ор с	disp	(TA)	D
110001	+op m	addr	(TA)	4 D
110010	op m	(PC) + disp	(TA)	Α
110100	op m	(B) + disp	(TA)	Α
111000	op c,X	disp + (X)	(TA)	D
111001	+op m,X	addr + (X)	(TA)	4 D
111010	op m,X	(PC) + disp + (X)	(TA)	Α
111100	op m,X	(B) + disp + (X)	(TA)	Α
000	op m	b/p/e/disp	(TA)	D S
001	op m,X	b/p/e/disp + (X)	(TA)	D S
	nixbpe  110000 110001 110100 111000 1111010 111100	Flag bits nixbpe notation  110000 op c  110001 +op m  110100 op m  110100 op m  111000 top m,X  11100 op m,X  111100 op m,X  111100 op m,X  1000 op m,X	Flag bits nixbpe         language notation         of target address TA           110000         op c         disp           110001         +op m         addr           110100         op m         (PC) + disp           110000         op m         (B) + disp           111000         op c,X         disp + (X)           111000         op m,X         addr + (X)           111000         op m,X         (PC) + disp + (X)           11100         op m,X         (B) + disp + (X)           000         op m         b/p/e/disp	Flag bits n i x b p e         language notation         of target address TA         Operand           1 1 0 0 0 0 0         op c         disp         (TA)           1 1 0 0 0 1

Note A: Assembler determines whether access is PC or B-relative

Addressing type	Flag bits nixbpe	Assembler language notation	Calculation of target address TA	Operand	Notes
Indirect	100000	op @c	disp	((TA))	D
n,i = 1,0	100001	+op @m	addr	((TA))	4 D
	100010	op @m	(PC) + disp	((TA))	Α
	100100	op @m	(B) + disp	((TA))	Α
Immediate	010000	op #c	disp	TA	D
n,i = 0,1	010001	+op #m	addr	TA	4 D
	010010	op #m	(PC) + disp	TA	Α
	010100	op #m	(B) + disp	TA	Α

Note: Cannot use indexing with Indirect, Immediate Modes
Note2: Cannot use b or p relative addressing with Format 4
(e bit): direct addressing only

# Addressing mode summary

Addressing type	Flag bits nixbpe	Assembler lenguage notation	Calculation of target address TA	Operand	Notes	
Simple 110000		орс	disp	(TA)	D	
	110001	+op m	addr	(TA)	4 D	
	110010	op m	(PC)+disp	(TA)	A	
	110100	op m	(B)+disp	(TA)	A	
	111000	op c,X	disp+(X)	(TA)	D	
	111001	+op m,X	addr+(X)	(TA)	4 D	
	111010	op m,X	(PC)+disp+(X)	(TA)	A	
	111100	op m,X	(B)+disp+(X)	(TA)	A	
	000	op m	b/p/e/disp	(TA)	D S	
	001	op m,X	b/p/e/disp+(X)	(TA)	D S	
Indirect	100000	op @c	disp	((TA))	D	
	100001	+op @m	addr	((TA))	4 D	
	100010	op @m	(PC)+disp	((TA))	A	
	100100	op @m	(B)+disp	((TA))	A	
Immediate	010000	op #c	disp	TA	D	
	010001	+op #m	addr	TA	4 D	
	010010	op #m	(PC)+disp	TA	A	
	010100	op #m	(B)+disp	TA	A	

- Instruction set
  - Standard SIC's instruction
  - Load and store registers (B, S, T, F)
    - LDB, STB, ...
  - Floating-point arithmetic operations
    - ADDF, SUBF, MULF, DIVF
  - Register-register arithmetic operations
    - ADDR, SUBR, MULR, DIVR
  - Register move operations
    - RMO
  - Supervisor call (SVC)
    - generates an interrupt for OS (Chap 6)
- Input/Output
  - SIO, TIO, HIO: start, test, halt the operation of I/O device

- Instruction set
  - Refer to Appendix A for all instructions (Page 496)
  - Notations for appendix
    - A ← (m..m+2): move word begin at m to A
    - P: privileged instruction
    - X: instruction available only in SIC/XE
    - C: condition code CC

#### Programming examples (SIC/XE)

- Data movement

Page 13, Figure 1.2 (b)

```
LDA #5 LOAD VALUE 5 INTO REGISTER A
STA ALPHA STORE IN ALPHA
LDA #90 LOAD ASCII CODE FOR 'Z' INTO REG A
STCH C1 STORE IN CHARACTER VARIABLE C1
```

....

ALPHA RESW 1 ONE-WORD VARIABLE C1 RESB 1 ONE-BYTE VARIABLE

#### Programming examples (SIC/XE)

INICD

- Arithmetic
  - Page 15, Figure 1.3 (b)

IDC

	LDS	ALPHA	LOAD VALUE OF INCR INTO REGISTER'S
	ADDR	S,A	ADD THE VALUE OF INCR
	SUB	<b>#1</b>	SUBTRACT 1
	STA	BETA	STORE IN BETA
	LDA	GAMMA	LOAD GAMMA INTO REGISTER A
	ADDR	S,A	ADD THE VALUE OF INCR
	SUB	#1	SUBTRACT 1
	STA	DELTA	STORE IN DELTA
	•		
	•		
*1200			ONE WORD VARIABLES
ALPHA	RESW	1	
BETA	RESW	1	
GAMMA	RESW	1	
DELTA	RESW	1	
INCR	RESW	1	

LOAD VALUE OF INCO INTO DECISTED &

# Programming examples (SIC/XE) -Looping and indexing

Page 16, Figure 1.4 (b)

```
MOVECH
         LDT
                #11
                               INITIALIZE REGISTER T TO 11
         LDX
                               INITIALIZE INDEX REGISTER TO 0
                #0
         LDCH
                               LOAD CHARACTER FROM STR1 INTO REG A
                STR1.X
         STCH
                               SOTRE CHARACTER INTO STR2
                STR2,X
         TIXR
                               ADD 1 TO INDEX, COMPARE RESULT TO 11
         JLT
                               LOOP IF INDEX IS LESS THAN 11
                MOVECH
STR1
         BYTE
                C'TEST STRING' 11-BYTE STRING CONSTANT
STR2
         RESB
                 11
                               11-BYTE VARIABLE
```

#### Programming examples (SIC/XE)

#### - Indexing and looping

#### Page 17, Figure 1.5 (b)

```
LDS
                         INITIALIZE REGISTER S TO 3
               #3
        LDT
               #300
                         INITIALIZE REGISTER T TO 300
        LDX
               #0
                         INITIALIZE INDEX REGISTER TO 0
ADDLP
       LDA ALPHA,X
                         LOAD WORD FROM ALPHA INTO REGISTER A
        ADD
                        ADD WORD FROM BETA
               BETA.X
               GAMMA,X STORE THE RESULT IN A WORD IN GAMMA
        STA
        ADDR
               S.X
                         ADD 3 TO INDEX VALUE
        COMPR X,T
                         COMPARE NEW INDEX VALUE TO 300
                         LOOP IF INDEX VALUE IS LESS THAN 300
               ADDLP
        JLT
                         ARRAY VARIABLES—100 WORDS EACH
ALPHA
        RESW
               100
        RESW
BETA
               100
GAMMA RESW
               100
```

#### Programming examples (SIC/XE)

- Subroutine call and record input

Page 20, Figure 1.7 (a)

	JSUB	READ	CALL READ SUBROUTINE
READ RLOOP	LDX LDT TD JEQ RD STCH TIXR JLT RSUB	#0 #100 INDEV RLOOP INDEV RECORD,X T RLOOP	SUBROUTINE TO READ 100-BYTE RECORD INITIALIZE INDEX REGISTER TO 0 INITIALIZE REGISTER T TO 100 TEST INPUT DEVICE LOOP IF DEVICE IS BUSY READ ONE BYTE INTO REGISTER A STORE DATA BYTE INTO RECORD ADD 1 TO INDEX AND COMPARE TO 100 LOOP IF INDEX IS LESS THAN 100 EXIT FROM SUBROUTINE
INDEV RECORD	BYTE RESB	X'F1' 100	INPUT DEVICE NUMBER 100-BYTE BUFFER FOR INPUT RECORD