

ALU_UVM

Omar Magdy

AGENDA

Project Path

ALU Design

Environment Architecture

- Sequence Item
- Sequence
- Sequencer
- Driver
- Monitor
- Agen
- Scoreboard
- Coverage Collector
- Environment
- Test
- Тор

Assertions

Simulation Results

Assertions Closure

Functional Coverage Closure

Code Coverage Closure

ALU

The verification environment is designed to fully verify ALU.

It has 10 ports, 9 input ports and 1 output port.

There are three operation sets, each of them are used depending on the different combinations of "a_en" and "b_en".

```
e ALU #(parameter DATA_WIDTH = 5, OUTPUT_WIDTH = 6, A_OP_WIDTH = 3, B_OP_WIDTH = 2)(
input clk, // Clock
input rst_n, // Asynchronous reset active lo
input ALU_en, //System enable
input a_en, b_en, //operations enable
input [A OP WIDTH-1:0] a op,
input [B_OP_WIDTH-1:0] b_op,
input signed [DATA_WIDTH-1:0] A, B,
output logic [OUTPUT_WIDTH-1:0] C
always_ff @(posedge clk or negedge rst_n) begin
    else if (ALU_en) begin
         if (a_en && !b_en) begin
               case (a_op)
                  3'd0: C \leftarrow \{A[4], A\} + \{B[4], B\};

3'd1: C \leftarrow \{A[4], A\} - \{B[4], B\};
         else if (!a_en && b_en) begin
              case (b_op)
                  2'd1 : C <= {A[4], A} + {B[4], B};
2'd2 : C <= {A[4], A} + {B[4], B};
             default : C <= 'd0;
endcase
         else if (a_en && b_en) begin
              case (b_op)
                  2'd0 : C <= A ^ B;
                 2'd1 : C <= ~(A ^ B);
2'd2 : C <= {A[4], A} - 6'd1;
2'd3 : C <= {B[4], B} + 6'd2;
```

CONFIGURATION OBJECT

Configuration object class is used to wrap variables that are going to be used later in various classes.

```
lass ALU_cfg extends uvm_object;
  `uvm_object_utils(ALU_cfg)
  int item_count;
  int item count a op;
  int item count b op 1;
  int item_count_b_op_2;
  int item_count_sum = item_count_a op + item_count_b op 1 + item_count_b op 2 + item_count;
  int count;
  int count a op;
  int count_b_op_1;
  int count b op 2;
  int count_sum;
  bit seq_a_op_on, seq_b_op_1_on, seq_b_op_2_on, seq_all_on;
  int correct count, error count;
  int cov items;
  function new(string name = "ALU_cfg");
      super.new(name);
      item_count_a_op = 4;
      item count b op 1 = 4;
      item_count_b_op_2 = 4;
      item count = 4;
      count a op = 0;
      count b op 1 = 0;
      count_b_op_2 = 0;
      count = 0;
      count sum = 0;
      seq_a_op_on = 0;
      seq b op 1 on = 0;
      seq_b_op_2_on = 0;
      seq_all_on = 0;
      correct count = 0;
      error_count = 0;
      cov_items = 0;
 dclass : ALU cfg
```

PACKAGE

Package file is created to group common parameters that are used in multiple classes like input bit width, maximum positive, and negative values.

Also, it contains defined enums to facilitate dealing with the operations.

```
package p_headers;
    parameter DATA_WIDTH = 5, OUTPUT_WIDTH = 6, A_OP_WIDTH = 3, B_OP_WIDTH = 2, MAXPOSOP = 30, MAXNEGOP = -30, IGNORE = -16, IGNORE_OP = -32;

// typedef enum {MAXPOS = (((2**DATA_WIDTH)/2)-1), ZERO = 0, MAXNEG = -(((2**DATA_WIDTH)/2)-1)} e_perm;
    typedef enum {MAXPOS = (((2**DATA_WIDTH)/2)-1), ZERO = 0, MAXNEG = -(((2**DATA_WIDTH)/2)-1)} e_perm;

    typedef enum {ADD_A, SUB_A, XOR_A, AND_A_1, AND_A_2, OR_A, XNOR_A, INVALID_A} e_a_op;

    typedef enum {NAND_B_1, ADD1_B_1, ADD2_B_1, INVALID_B_1} e_b_op_1;


    typedef enum {XOR_B_2, XNOR_B_2, SUBONE_B_2, ADDTWO_B_2} e_b_op_2;

endpackage : p_headers
```

ENVIRONMENT ARCHITECTURE

The UVM environment consists of:

- Sequence item: required to have the data to be randomized.
- Sequence: responsible for defining the scenario in which the sequence item randomization depends on.
- Sequencer: used to drive sequence item from sequence to driver.
- Driver: receives data from sequencer and drives the interface signals.
- Monitor: samples the DUT signals and convert them to transaction level.
- Agent: encapsulates driver, monitor, and sequencer.
- Scoreboard: checks the transaction coming from monitor.
- Coverage Collector: samples the incoming transaction to calculate functional coverage.
- Environment: encapsulates scoreboard, coverage collector.
- Test: it determine which sequence will be run.
- Top: it connects the DUT to the testbench.



SEQUENCE ITEM

Sequence item contains the data that is going to be randomized.

Also, it has the constraints in which the randomization will use to achieve the highest functional coverage.

Field macro is used to determine which data is going to be printed.

SEQUENCE ITEM

"do_print" function is overridden to facilitate sequence item debugging.

```
nction void do print(uvm printer printer);
      ..do_print(printer);
printer.print_field("a_en", a_en, $bits(a_en), UVM_BIN);
printer.print_field("b_en", b_en, $bits(b_en), UVM_BIN);
if(a_en && !b_en)∣
     enum_a_op = e_a_{op}'(a_op);
    printer.print_string("a op", enum a op.name());
if(enum_a_op == ADD_A || enum_a_op == SUB_A) begin
printer.print_field("A", A, $bits(A), UVM_DEC);
printer.print_field("B", B, $bits(B), UVM_DEC);
          printer.print_field("C", $signed(C), $bits(C), UVM_DEC);
           if(enum a op == XOR A || enum a op == AND A 1 || enum a op == AND A 2 || enum a op == OR A || enum a op == XNOR A) begin
          printer.print_field("A", A, $bits(A), UVM_BIN);
          printer.print_field("B", B, $bits(B), UVM_BIN);
printer.print_field("C", C, $bits(C), UVM_BIN);
else if(!a_en && b_en) begi
     enum_b_op_1 = e_b_op_1'(b_op);
    printer.print_string("b_op", enum_b_op_1.name());
if(enum_b_op_1 == ADD1_B_1 || enum_b_op_1 == ADD2_B_1) begin
          printer.print_field("A", A, $bits(A), UVM_DEC);
          printer.print_field("B", B, $bits(B), UVM_DEC);
          printer.print_field("C", $signed(C), $bits(C), UVM_DEC);
     else if(enum_b_op_1 == NAND_B_1) begi
          printer.print_field("A", A, $bits(A), UVM_BIN);
          printer.print field("B", B, $bits(B), UVM BIN);
          printer.print field("C", C, $bits(C), UVM BIN);
else if (a_en && b_en) begi
     enum_b_op_2 = e_b_op_2'(b_op);
     printer.print_string("b_op", enum_b_op_2.name());
if(b_op == SUBONE_B_2 | | b_op == ADDTWO_B_2) begin
          printer.print_field("A", A, $bits(A), UVM_DEC);
          printer.print field("B", B, $bits(B), UVM DEC);
          printer.print field("C", $signed(C), $bits(C), UVM DEC);
     else if(b_op == XOR_B_2 || b_op == XNOR_B_2) begin
          printer.print_field("A", A, $bits(A), UVM_BIN);
          printer.print_field("B", B, $bits(B), UVM_BIN);
          printer.print_field("C", C, $bits(C), UVM_BIN);
    printer.print_field("A", A, $bits(A), UVM_HEX);
printer.print_field("B", B, $bits(B), UVM_HEX);
printer.print_field("C", C, $bits(C), UVM_HEX);
```

The sequence determine the scenario for testing.

The sequence class has 4 scenarios:

- One for a_op set.
- One for the first b_op set.
- One for the second b_op set.
- One is a randomization sequence.

Final sequence is used to wrap and all sequences using uvm_do macro.

"on" signals are used from "cfg" to ensure the packets of specific sequences are counted in scoreboard class.

Sequence a_op

- The sequence turn off randomization for a_en and b_en and sets them to 1 and 0 respectively to enable the a_op set.
- It get the item count from configuration object set in the test.

```
lass ALU_sequence_a_op extends uvm_sequence #(ALU_sequence_item);
  `uvm object utils(ALU sequence a op)
 ALU_cfg cfg;
  function new(string name = "ALU_sequence_a_op");
 super.new(name);
endfunction
 virtual task body ();
      if (!uvm_config_db#(ALU_cfg)::get(null, "", "ALU_cfg", cfg)) beging
        `uvm_fatal("CFG_ERR", "Failed to retrieve configuration object!")
      cfg.seq_a_op_on = 1;
      cfg.seq_b_op_1_on = 0;
      cfg.seq_b_op_2_on = 0;
      cfg.seq_all_on = 0;
     repeat (cfg.item_count_a_op) begin
req = ALU_sequence_item::type_id::create("req");
          req.a en.rand mode(0);
         req.b en.rand mode(0);
          start_item(req);
          req.a_en = 1;
          req.b_en = 0;
          assert(req.randomize());
          finish item(req);
      `uvm_info(get_full_name(), $sformatf("Done generation of %0d items", cfg.item_count_a_op), UVM_LOW)
ndclass : ALU_sequence_a_op
```

Sequence b_op_1

- The sequence turn off randomization for a_en and b_en and sets them to 0 and 1 respectively to enable the b_op set.
- It get the item count from configuration object set in the test.

```
lass ALU_sequence_b_op_1 extends uvm_sequence #(ALU_sequence_item);
  `uvm object utils(ALU sequence b op 1)
  ALU_cfg cfg;
  function new(string name = "ALU sequence b op 1");
  super.new(name);
endfunction
  virtual task body ();
     cfg.seq_a_op_on = 0;
     cfg.seq b op 1 on = 1;
     cfg.seq_b_op_2_on = 0;
     cfg.seq all on = 0;
      repeat (cfg.item_count_b_op_1) begin
         req = ALU_sequence_item::type_id::create("req");
         req.a en.rand mode(0);
         req.b_en.rand_mode(0);
         start item(req);
         req.a en = 0;
         req.b_en = 1;
          assert(req.randomize());
             finish_item(req);
      `uvm info(get full name(), $sformatf("Done generation of %0d items", cfg.item_count_b_op_1), UVM_LOW)
 dclass : ALU sequence b op 1
```

Sequence b_op_2

- The sequence turn off randomization for a_en and b_en and sets them to 1 and 1 respectively to enable the b_op set.
- It get the item count from configuration object set in the test.

```
lass ALU_sequence_b_op_2 extends uvm_sequence #(ALU_sequence_item);
  `uvm_object_utils(ALU_sequence_b_op_2)
 ALU_cfg cfg;
 function new(string name = "ALU_sequence_b_op_2");
     super.new(name);
 virtual task body ();
      if (!uvm_config_db#(ALU_cfg)::get(null, "", "ALU_cfg", cfg)) begin
        `uvm fatal("CFG ERR", "Failed to retrieve configuration object!")
     cfg.seq_a_op_on = 0;
     cfg.seq_b_op_1_on = 0;
     cfg.seq_b_op_2_on = 1;
     cfg.seq_all_on = 0;
      repeat (cfg.item_count_b_op_2) begin
          req = ALU sequence item::type id::create("req");
          req.a_en.rand_mode(0);
          req.b en.rand mode(0);
          start item(req);
          req.a_en = 1;
          req.b_en = 1;
          assert(req.randomize());
          finish item(req);
      `uvm info(get full name(), $sformatf("Done generation of %0d items", cfg.item count b op 2), UVM LOW)
 class : ALU sequence b op 2
```

Sequence all

• The sequence randomizes "a_en" and "b_en".

```
:lass ALU_sequence_all extends uvm_sequence #(ALU_sequence_item);
  `uvm_object_utils(ALU_sequence_all)
  ALU_cfg cfg;
  function new(string name = "ALU_sequence_all");
  super.new(name);
endfunction
  virtual task body ();
      if (!uvm_config_db#(ALU_cfg)::get(null, "", "ALU_cfg", cfg)) begin
         `uvm fatal("CFG ERR", "Failed to retrieve configuration object!")
      cfg.seq_a_op_on = 0;
      cfg.seq b op 1 on = 0;
      cfg.seq_b_op_2_on = 0;
      cfg.seq all on = 1;
       repeat (cfg.item_count) begin
          req = ALU_sequence_item::type_id::create("req");
          start_item(req);
           `uvm_info(get_full_name(), $sformatf("start_item: "), UVM_LOW)
          assert(req.randomize());
          `uvm_info(get_full_name(), $sformatf("Generate new item: "), UVM_LOW)
          finish_item(req);
       `uvm_info(get_full_name(), $sformatf("Done generation of %0d items", cfg.item_count), UVM_LOW)
ndclass : ALU_sequence_all
```

Sequence wrapper

 The sequence initializes all sequences and run them sequentially.

```
class ALU_sequence extends uvm_sequence #(ALU_sequence_item);
    `uvm_object_utils(ALU_sequence)
    ALU_sequence_a_op seq_a_op;
    ALU sequence b op 1 seq b op 1;
    ALU sequence b op 2 seq b op 2;
   ALU_sequence_all seq_all;
    ALU_cfg cfg;
    function new(string name = "ALU_sequence");
    super.new(name);
endfunction
    virtual task body ();
       if (!uvm_config_db#(ALU_cfg)::get(null, "", "ALU_cfg", cfg))
          `uvm_fatal("CFG_ERR", "Failed to retrieve configuration object!")
        `uvm_do(seq_a_op)
        `uvm_do(seq_b_op_1)
        `uvm_do(seq_b_op_2)
        `uvm_do(seq_all)
        `uvm_info(get_full_name(), $sformatf("Done generation of %0d items", cfg.item_count_sum), UVM_LOW)
endclass : ALU_sequence
```

DRIVER

The driver transforms from transaction level to pin level.

```
function void build_phase(uvm_phase phase);
   super.build_phase(phase);
   req clone = ALU sequence item::type id::create("req clone");
task run_phase(uvm_phase phase);
   super.run_phase(phase);
forever begin
       seq_item_port.get_next_item(req);
       drive();
       seq_item_port.item_done();
virtual task drive;
   req_clone = req;
    @(posedge intf.clk);
    `uvm_info(get_full_name(), $sformatf("Sample Inputs"), UVM_LOW)
    intf.ALU_en <= 1;
    intf.a_en <= req.a_en;</pre>
   intf.b_en <= req.b_en;</pre>
    intf.a_op <= req.a_op;</pre>
    intf.b_op <= req.b_op;</pre>
    intf.A <= req.A;</pre>
   intf.B <= req.B;</pre>
   @(posedge intf.clk);
    intf.ALU_en <= 0;</pre>
   req.C = intf.C;
   @(posedge intf.clk);
```

MONITOR

The Monitor is responsible for sampling interface values and assigning them to sequence item which will be sent to Scoreboard and Coverage collector classes.

```
function void build_phase(uvm_phase phase);
   super.build phase(phase);
   virtual task run phase(uvm phase phase);
   super.run_phase(phase);
      req = ALU_sequence_item::type_id::create("ALU_sequence_item");
      @(posedge intf.clk iff intf.ALU en);
      req.ALU en = intf.ALU en;
      req.a_en = intf.a_en;
      req.b_en = intf.b_en;
      req.a_op = intf.a_op;
      req.b_op = intf.b op;
      req.A = intf.A;
      req.B = intf.B;
      @(posedge intf.clk);
      req.C = intf.C;
      m_analysis_port.write(req);
endtask : run_phase
```

AGENT

It encapsulates driver, monitor, and sequencer.

SCOREBOARD

Scoreboard receives the transactions from Monitor class.

It samples transaction values to evaluate the expected output and check the actual output value sampled from the same transaction.

SCOREBOARD

```
ual task run_phase(uvm_phase phase);
super.run_phase(phase);
   ALU_sequence_item req_clone;
   wait(seq_item_q.size() > 0);
   req_clone = seq_item_q.pop_front();
   if (req_clone.a_en && !req_clone.b_en) begin
            (req_clone.a_op)
            'd0 : C_expected = {req_clone.A[4], req_clone.A} + {req_clone.B[4], req_clone.B};
            'd1 : C_expected = {req_clone.A[4], req_clone.A} - {req_clone.B[4], req_clone.B};
            'd2 : C_expected = req_clone.A ^ req_clone.B;
            'd3 : C_expected = req_clone.A & req_clone.B;
            'd4 : C_expected = req_clone.A & req_clone.B;
            'd5 : C_expected = req_clone.A | req_clone.B;
            'd6 : C_expected = ~(req_clone.A ^ req_clone.B);
         default : C_expected = 0;
ndcase
   else if (!req_clone.a_en && req_clone.b_en) begin
            (req_clone.b_op)
            'd0 : C_expected = ~(req_clone.A & req_clone.B);
            'd1 : C_expected = {req_clone.A[4], req_clone.A} + {req_clone.B[4], req_clone.B};
            'd2 : C_expected = {req_clone.A[4], req_clone.A} + {req_clone.B[4], req_clone.B};
         default : C_expected = 0;
idcase
   else if (req_clone.a_en && req_clone.b_en) begin
       case (req_clone.b_op)
            'd0 : C_expected = req_clone.A ^ req_clone.B;
            'd1 : C_expected = ~(req_clone.A ^ req_clone.B);
           'd2 : C expected = {req_clone.A[4], req_clone.A} - 6'd1;
'd3 : C_expected = {req_clone.B[4], req_clone.B} + 6'd2;
       C_expected = C_expected;
```

SCOREBOARD

The scoreboard increments the number of incoming packets from each sequence to verify all packets are received by the scoreboard.

```
virtual function void count_packets();
  if (cfg.seq_a_op_on) begin
   cfg.count_a_op++;
 if (cfg.seq_b_op_1_on) begin
   cfg.count b op 1++;
 if (cfg.seq_b_op_2_on) begin
   cfg.count_b_op_2++;
 if (cfg.seq_all_on) begin
   cfg.count++;
endfunction : count_packets
```

COVERAGE COLLECTOR

The class is responsible for grouping the cover points and cross coverage for the transaction values.

This ensures ALU functionality is fully checked.

The cover group is sampled when collector class receives the transaction.

Extract phase is written to print the final coverage percentage.

COVERAGE COLLECTOR

Illegal bins are defined for the prohibited operations in set A and set B1.

Furthermore, illegal bins are defined for "-32" for "C" and "-16" for both "A" and "B".

Ignore bins are defined for "-31,31" as they can not be achieved given the range of the inputs [-15, 15].

```
a_op_cp : coverpoint seq_item.a_op iff (seq_item.a_en && !seq_item.b_en)
{
    bins add = {ADD_A};
    bins sub = {SUB_A};
    bins logic_process[] = {XOR_A, AND_A_1, AND_A_2, OR_A, XNOR_A};
    illegal_bins a_op_invalid = {INVALID_A};
}
```

```
b_op_1_cp : coverpoint seq_item.b_op iff (!seq_item.a_en && seq_item.b_en)
{
    bins logic_process = {NAND_B_1};
    bins add[] = {ADD1_B_1, ADD2_B_1};
    illegal_bins b_op_invalid = {INVALID_B_1};
}
```

ENVIRONMENT

Environment class encapsulates Agent, Scoreboard, and Coverage Collector classes.

TEST

Test program creates the Environment class and starts the intended sequence.

The number of packets in each sequence are determined in build phase.

```
function void build_phase(uvm_phase phase);
   super.build_phase(phase);
   env = ALU_env::type_id::create("env", this);
   cfg = ALU_cfg::type_id::create("cfg");
   cfg.item count = 1000;
   cfg.item_count_a_op = 2000;
   cfg.item_count_b_op_1 = 1000;
   cfg.item count b op 2 = 1000;
   cfg.item count sum = cfg.item count a op + cfg.item count b op 1 + cfg.item count b op 2 + cfg.item count;
   if (!uvm_config_db#(virtual interface alu_if)::get(this, "", "my_vif", intf)) begin
        uvm_config_db #(virtual interface alu_if)::set(this, "env", "my_vif", intf);
   uvm_config_db #(ALU_cfg)::set(null, "*", "ALU_cfg", cfg);
   seq = ALU sequence::type id::create("seq");
task run_phase(uvm_phase phase);
   super.run phase(phase);
   phase.raise_objection(this);
   seq.start(env.agt.sqr);
   cfg.count_sum = cfg.count_a_op + cfg.count_b_op_1 + cfg.count_b_op_2 + cfg.count;
   phase.drop_objection(this);
```

TEST

Phase ready to end function is used to ensure all packets are processed.

```
function void phase_ready_to_end(uvm_phase phase);
   if (phase.is(uvm_run_phase::get)) begin
        if (done != 1) be
            phase.raise_objection(this, "Test not ready yet");
                `uvm_info("PRTESTING", "Phase Ready Testing", UVM_LOW);
                wait_for_ready_to_finish(phase);
endfunction : phase_ready_to_end
task wait_for_ready_to_finish(uvm_phase phase);
    `uvm_info(get_full_name(), $sformatf("cfg.cov_items = %0d", cfg.cov_items), UVM_LOW);
    wait(cfg.item_count_sum == cfg.count_sum);
    wait(cfg.item_count_sum == cfg.cov items);
    done = 1;
    `uvm info(get full name(), $sformatf("cfg.item count sum = %0d", cfg.item count sum), UVM LOW);
    `uvm_info(get_full_name(), $sformatf("cfg.count_sum = %0d", cfg.count_sum), UVM_LOW);
    `uvm info(get full name(), $sformatf("cfg.correct count = %0d, cfg.error count = %0d", cfg.correct count, cfg.error count), UVM LOW);
    phase.drop_objection(this, "Test ready to end");
endtask: wait_for_ready_to_finish
```

TOP

Top module initiates DUT, Test, and interface.

Reset is applied before running the test.

System clock is generated and passed to the interface as an input.

Bind is used to initiate ALU_SVA module in ALU module.

```
dule ALU_top ();
  import uvm_pkg::*;
  `include "uvm_macros.svh"
 import pack::*;
 bit clk, rst_n;
 alu_if intf(clk, rst_n);
 ALU DUT (
  .clk (intf.clk),
  .rst_n (intf.rst_n),
        (intf.b_en),
         (intf.a_op),
        (intf.b_op),
         (intf.A),
         (intf.B),
         (intf.C)
 always #5 clk = ~clk;
     rst_n = 0;
     #5 rst_n =1;
     #5 rst_n = 0;
      #5 rst_n =1;
 bind ALU ALU SVA ALU SVA inst0(intf);
      uvm_config_db#(virtual interface alu_if)::set(null, "uvm_test_top", "my_vif", intf);
     run_test("ALU_test");
dmodule : ALU_top
```


ASSERTIONS


Assertions module is created to group multiple properties of the design to fully ensure the properties of the design are covered.

```
/(p_ALU_2);
 (p_ALU_3);
 (p ALU 4);
 (p_ALU_5);
 (p ALU 6);
 (p_ALU_7);
 (p_ALU_8);
 (p ALU 10);
 (p ALU 11);
 (p ALU 12);
 (p ALU 14);
 (p_ALU_15);
 /(p_ALU_16);
y(p ALU 17);
/(p_ALU_2);
(p_ALU_3);
(p_ALU_4);
(p_ALU_5);
(p ALU 7);
(p_ALU_10);
(p ALU 11);
(p_ALU_12);
(p_ALU_14);
(p_ALU_16);
y(p_ALU_17);
```

The results is checked against reference logic implemented in scoreboard.

In addition, SVA is used to ensure the functionality of the DUT is error free.





5000 transactions are created in all sequences with all passing the given tests.

```
UVM_INFO ALU_test.svh(59) @ 149995000: uvm_test_top [PRTESTING] Phase Ready Testing
UVM_INFO ALU_test.svh(69) @ 149995000: uvm_test_top [uvm_test_top] cfg.cov_items = 5000
UVM_INFO ALU_test.svh(75) @ 149995000: uvm_test_top [uvm_test_top] cfg.item_count_sum = 5000
UVM_INFO ALU_test.svh(76) @ 149995000: uvm_test_top [uvm_test_top] cfg.count_sum = 5000
UVM_INFO ALU_test.svh(78) @ 149995000: uvm_test_top [uvm_test_top] cfg.correct_count = 5000, cfg.error_count = 0
UVM_INFO ALU_test.svh(78) @ 149995000: uvm_test_top [uvm_test_top] cfg.correct_count = 5000, cfg.error_count = 0
UVM_INFO /tools/Synopsys/install/vcs/V-2023.12-1/etc/uvm/base/uvm_objection.svh(1274) @ 149995000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ALU_coverage_collector.svh(157) @ 149995000: uvm_test_top.env.cov [ALU_coverage_collector] Coverage Report: 100.000000
```

ASSERTIONS CLOSURE

Using Assertions, all properties have passed with no errors when asserting the defined properties in the design.

COVER PROPERTIES	CATEGORY	SEVERITY	ATTEMPTS	MATCHES
ALU_top.DUT.ALU_SVA_inst0.c_ALU_10	0	0	14999	1416
ALU_top.DUT.ALU_SVA_inst0.c_ALU_11	0	0	14999	1398
ALU_top.DUT.ALU_SVA_inst0.c_ALU_12	0	0	14999	1539
ALU_top.DUT.ALU_SVA_inst0.c_ALU_14	0	0	14999	825
ALU_top.DUT.ALU_SVA_inst0.c_ALU_15	0	0	14999	921
ALU_top.DUT.ALU_SVA_inst0.c_ALU_16	0	0	14999	954
ALU_top.DUT.ALU_SVA_inst0.c_ALU_17	0	0	14999	1008
ALU_top.DUT.ALU_SVA_inst0.c_ALU_2	0	0	14999	975
ALU_top.DUT.ALU_SVA_inst0.c_ALU_3	0	0	14999	954
ALU_top.DUT.ALU_SVA_inst0.c_ALU_4	0	0	14999	993
ALU_top.DUT.ALU_SVA_inst0.c_ALU_5	0	0	14999	912
ALU_top.DUT.ALU_SVA_inst0.c_ALU_6	0	0	14999	918
ALU_top.DUT.ALU_SVA_inst0.c_ALU_7	0	0	14999	1029
ALU_top.DUT.ALU_SVA_inst0.c_ALU_8	0	0	14999	885

FUNCTIONAL COVERAGE CLOSURE

Regarding functional coverage, 100% achieved where multiple constraints are designed to achieve all possible combinations of inputs.

Total Groups Coverage Summary

SCORE	WEIGHT
100.00	1

Total groups in report: 1

NAME	SCORE	WEIGHT	GOAL	AT LEAST	PER INSTANCE	AUTO BIN MAX	PRINT MISSING	COMMENT
pack::ALU_coverage_collector::ALU_c	100.00	1	100	1	0	64	64	

CODE COVERAGE CLOSURE

For code coverage, 100% is achieved.

However, multiple exclusions are added due to design requirements that resulted in multiple operations are not permitted to be used.

Also, missing default in third case statements is excluded as all cases are implemented and covered.

In addition, missing "else" in always block is excluded as sequential always block is used where no else statement is needed.

Total Coverage Summary							
SCORE	LINE	COND	TOGGLE	BRANCH	ASSERT	GROUP	
100.00	100.00	100.00	100.00	100.00	100.00	100.00	



THANK YOU