

ALU UVM

Omar Magdy

ALU UVM

The verification environment is compiled and run using **VCS**.

Run make to compile and run the test bench and generate the coverage reports.

AGENDA

ALU Design

Environment Architecture

- Sequence Item
- Sequence
- Sequencer
- Driver
- Monitor
- Agent
- Scoreboard
- Coverage Collector
- Environment
- Test
- Top

Assertions

Simulation Results

Coverage Closure

ALU

The verification environment is designed to fully verify ALU.

It has 10 ports, 9 input ports and 1 output port.

There are three operation sets, each of them are used depending on the different combinations of "a_en" and "b_en".

```
e ALU #(parameter DATA_WIDTH = 5, OUTPUT_WIDTH = 6, A_OP_WIDTH = 3, B_OP_WIDTH = 2)(
input clk, // Clock
input rst_n, // Asynchronous reset active lo
input ALU_en, //System enable
input a_en, b_en, //operations enable
input [A OP WIDTH-1:0] a op,
input [B_OP_WIDTH-1:0] b_op,
input signed [DATA_WIDTH-1:0] A, B,
output logic [OUTPUT_WIDTH-1:0] C
always_ff @(posedge clk or negedge rst_n) begin
    else if (ALU_en) begin
         if (a_en && !b_en) begin
               case (a_op)
                  3'd0: C \leftarrow \{A[4], A\} + \{B[4], B\};

3'd1: C \leftarrow \{A[4], A\} - \{B[4], B\};
         else if (!a_en && b_en) begin
              case (b_op)
                  2'd1 : C <= {A[4], A} + {B[4], B};
2'd2 : C <= {A[4], A} + {B[4], B};
             default : C <= 'd0;
endcase
         else if (a_en && b_en) begin
              case (b_op)
                  2'd0 : C <= A ^ B;
                 2'd1 : C <= ~(A ^ B);
2'd2 : C <= {A[4], A} - 6'd1;
2'd3 : C <= {B[4], B} + 6'd2;
```

PACKAGE

Package file is created to group common parameters that are used in multiple classes like input bit width, maximum positive, and negative values.

Also, it contains defined enums to facilitate dealing with the operations.

```
package p_headers;
    parameter DATA_WIDTH = 5, OUTPUT_WIDTH = 6, A_OP_WIDTH = 3, B_OP_WIDTH = 2, MAXPOSOP = 30, MAXNEGOP = -30, IGNORE = -16, IGNORE_OP = -32;

// typedef enum {MAXPOS = (((2**DATA_WIDTH)/2)-1), ZERO = 0, MAXNEG = -(((2**DATA_WIDTH)/2)-1)} e_perm;
    typedef enum {MAXPOS = (((2**DATA_WIDTH)/2)-1), ZERO = 0, MAXNEG = -(((2**DATA_WIDTH)/2)-1)} e_perm;

    typedef enum {ADD_A, SUB_A, XOR_A, AND_A_1, AND_A_2, OR_A, XNOR_A, INVALID_A} e_a_op;

    typedef enum {NAND_B_1, ADD1_B_1, ADD2_B_1, INVALID_B_1} e_b_op_1;


    typedef enum {XOR_B_2, XNOR_B_2, SUBONE_B_2, ADDTWO_B_2} e_b_op_2;

endpackage : p_headers
```

ENVIRONMENT ARCHITECTURE

The UVM environment consists of:

- Sequence item: required to have the data to be randomized.
- Sequence: responsible for defining the scenario in which the sequence item randomization depends on.
- Sequencer: used to drive sequence item from sequence to driver.
- Driver: receives data from sequencer and drives the interface signals.
- Monitor: samples the DUT signals and convert them to transaction level.
- Agent: encapsulates driver, monitor, and sequencer.
- Scoreboard: checks the transaction coming from monitor.
- Coverage Collector: samples the incoming transaction to calculate functional coverage.
- Environment: encapsulates scoreboard, coverage collector.
- Test: it determine which sequence will be run.
- Top: it connects the DUT to the testbench.



SEQUENCE ITEM

Sequence item contains the data that is going to be randomized.

Also, it has the constraints in which the randomization will use to achieve the highest functional coverage.

Field macro is used to determine which data is going to be printed.

```
class my sequence item extends uvm sequence item;
   Logic ALU en;
   rand logic a en, b en; //operations enable
   rand logic [A_OP_WIDTH-1:0] a_op;
   rand logic [B OP WIDTH-1:0] b op;
   rand logic signed [DATA WIDTH-1:0] A, B;
   logic [OUTPUT_WIDTH-1:0] C;
   `uvm_object_utils_begin(my_sequence_item)
        uvm field int(ALU en, UVM DEFAULT)
        `uvm field int(a en, UVM DEFAULT)
        `uvm_field_int(b_en, UVM_DEFAULT)
        `uvm field int(a op, UVM DEFAULT)
        `uvm field int(b op, UVM DEFAULT)
        `uvm field int(A, UVM DEFAULT)
        `uvm field int(B, UVM_DEFAULT)
        `uvm field int(C, UVM DEFAULT)
   `uvm object utils end
```

The sequence determine the scenario for testing.

The sequence class has 4 scenarios:

- One for a_op set.
- One for the first b_op set.
- One for the second b_op set.
- One is a randomization sequence.

Final sequence is used to wrap and all sequences using uvm_do macro.

Sequence a_op

- The sequence turn off randomization for a_en and b_en and sets them to 1 and 0 respectively to enable the a_op set.
- It get the item count from configuration object set in the test.

```
class my_sequence_a_op extends uvm_sequence #(my_sequence_item);
    `uvm object utils(my sequence a op)
    my_cfg cfg;
    function new(string name = "my_sequence_a_op");
   super.new(name);
endfunction
    virtual task body ();
        if (!uvm_config_db#(my_cfg)::get(null, "", "my_cfg", cfg)) begin
    `uvm_fatal("CFG_ERR", "Failed to retrieve configuration object!")
        cfg.seq_a_op_on = 1;
        cfg.seq_b_op_1_on = 0;
        cfg.seq b op 2 on = 0;
        cfg.seq_all_on = 0;
        repeat (cfg.item_count_a_op) begin
            req = my_sequence_item::type_id::create("req");
            req.a en.rand mode(0);
            req.b en.rand mode(0);
             start_item(req);
            req.a_en = 1;
            req.b_en = 0;
             assert(req.randomize());
             finish_item(req);
         `uvm_info(get_full_name(), $sformatf("Done generation of %0d items", cfg.item_count_a_op), UVM_LOW)
 endclass : my sequence a op
```

Sequence b_op

- The sequence turn off randomization for a_en and b_en and sets them to 0 and 1 respectively to enable the b_op set.
- It get the item count from configuration object set in the test.

```
lass my_sequence_b_op_1 extends uvm_sequence #(my_sequence_item);
  `uvm_object_utils(my_sequence_b_op_1)
  my_cfg cfg;
  function new(string name = "my_sequence_b_op_1");
      super.new(name);
  virtual task body ();
      if (!uvm_config_db#(my_cfg)::get(null, "", "my_cfg", cfg)) begin
        `uvm_fatal("CFG_ERR", "Failed to retrieve configuration object!")
      cfg.seq_a_op_on = 0;
      cfg.seq_bop_1on = 1;
      cfg.seq_b_op_2_on = 0;
      cfg.seq all on = 0;
      repeat (cfg.item_count_b_op_1) begin
          req = my sequence item::type id::create("req");
          req.a en.rand mode(0);
          req.b_en.rand_mode(0);
          start item(req);
          req.a_en = 0;
          req.b_en = 1;
          assert(req.randomize());
              finish_item(req);
      `uvm info(get full name(), $sformatf("Done generation of %0d items", cfg.item_count_b_op_1), UVM_LOW)
dclass : my sequence b op 1
```

Sequence b_op

- The sequence turn off randomization for a_en and b_en and sets them to 1 and 1 respectively to enable the b_op set.
- It get the item count from configuration object set in the test.

```
ass my sequence b op 2 extends uvm sequence #(my sequence item);
  `uvm object utils(my sequence b op 2)
 my cfg cfg;
 function new(string name = "my sequence b op 2");
 super.new(name);
endfunction
 virtual task body ();
      if (!uvm_config_db#(my_cfg)::get(null, "", "my_cfg", cfg)) begin
        'uvm fatal("CFG ERR", "Failed to retrieve configuration object!")
     cfg.seq_a_op_on = 0;
     cfg.seq b op 1 on = 0;
      cfg.seq b op 2 on = 1;
      cfg.seq all on = 0;
     repeat (cfg.item_count_b op 2) begin
         req = my_sequence_item::type_id::create("req");
         req.a_en.rand_mode(0);
         req.b en.rand mode(0);
         start item(req);
         req.a_en = 1;
         req.b_en = 1;
         assert(req.randomize());
         finish_item(req);
      `uvm_info(get_full_name(), $sformatf("Done generation of %0d items", cfg.item_count_b_op_2), UVM_LOW)
dclass : my_sequence_b_op_2
```

DRIVER

The driver transforms from transaction level to pin level.

```
function void build phase(uvm phase phase);
      super.build phase(phase);
      if (!uvm_config_db#(virtual interface alu_if)::get(this, "", "my_vif", intf))
           `uvm_fatal(get_full_name(), "ERROR FETCHING my_vif")
  task run_phase(uvm_phase phase);
      super.run_phase(phase);
          seq_item_port.get_next_item(req);
          drive();
          seq item port.item done();
  virtual task drive;
      $cast(req_clone,req.clone());
      @(posedge intf.clk);
      `uvm_info(get_full_name(), $sformatf("Sample Inputs"), UVM_LOW)
      intf.ALU en <= 1;
      intf.a en <= req.a_en;
      intf.b_en <= req.b_en;</pre>
      intf.a_op <= req.a_op;</pre>
      intf.b op <= req.b op;</pre>
      intf.A <= req.A;</pre>
      intf.B <= req.B;</pre>
      @(posedge intf.clk);
      intf.ALU en <= 0;</pre>
      req.C = intf.C;
      @(posedge intf.clk);
ndclass : my_driver
```

MONITOR

The Monitor is responsible for sampling interface values and assigning them to sequence item which will be sent to Scoreboard and Coverage collector classes.

```
function void build phase(uvm phase phase);
    super.build phase(phase);
    if (!uvm_config_db#(virtual alu_if)::get(this, "", "my_vif", intf)) begin
        `uvm fatal(get full name(), "ERROR FETCHING my vif")
virtual task run phase(uvm phase phase);
    super.run_phase(phase);
        req = my_sequence_item::type_id::create("my_sequence_item");
        @(posedge intf.clk iff intf.ALU en);
        req.ALU en = intf.ALU en;
        req.a_en = intf.a_en;
        req.b_en = intf.b_en;
        req.a_op = intf.a_op;
        req.b op = intf.b op;
        req.A = intf.A;
        req.B = intf.B;
        @(posedge intf.clk);
        req.C = intf.C;
        m analysis port.write(req);
endtask : run phase
```

AGENT

It encapsulates driver, monitor, and sequencer.

```
function void build phase(uvm phase phase);
    super.build phase(phase);
    sqr = my_sequencer::type_id::create("sqr", this);
    driv = my driver::type id::create("driv", this);
    mon = my_monitor::type_id::create("mon", this);
    if (!uvm_config_db#(virtual interface alu_if)::get(this, "", "my_vif", intf)) begin
         `uvm fatal(get full name(), "ERROR FETCHING my vif")
    uvm_config_db#(virtual interface alu_if)::set(this, "*", "my_vif", intf);
function void connect phase(uvm phase phase);
    super.connect_phase(phase);
    driv.seq item port.connect(sqr.seq item export);
task run_phase(uvm_phase phase);
super.run_phase(phase);
endtask
```

SCOREBOARD

Scoreboard receives the transactions from Monitor class.

It samples transaction values to evaluate the expected output and check the actual output value sampled from the same transaction.

SCOREBOARD

```
l task run_phase(uvm_phase phase);
er.run_phase(phase);
my_sequence_item req_clone;
 wait(seq_item_q.size() > 0);
req_clone = seq_item_q.pop_front();
if (req_clone.a_en && !req_clone.b_en) begin
  case (req_clone.a_op)
    'd0: C_expected = {req_clone.A[4], req_clone.A} + {req_clone.B[4], req_clone.B};
'd1: C_expected = {req_clone.A[4], req_clone.A} - {req_clone.B[4], req_clone.B};
    'd2 : C_expected = req_clone.A ^ req_clone.B;
    'd3 : C_expected = req_clone.A & req_clone.B;
    'd4 : C_expected = req_clone.A & req_clone.B;
    'd5 : C_expected = req_clone.A | req_clone.B;
    'd6 : C_expected = ~(req_clone.A ^ req_clone.B);
   default : C_expected = 0;
ndcase
else if (!req_clone.a_en && req_clone.b_en) begin
     se (req_clone.b_op)
   'd2 : C_expected = {req_clone.A[4], req_clone.A} + {req_clone.B[4], req_clone.B};
  default : C_expected = 0;
endcase
else if (req_clone.a_en && req_clone.b_en) begin
  case (req_clone.b_op)
    'd0 : C_expected = req_clone.A ^ req_clone.B;
    'd1 : C_expected = ~(req_clone.A ^ req_clone.B);
    'd2 : C_expected = {req_clone.A[4], req_clone.A} - 6'd1;
    'd3 : C_expected = {req_clone.B[4], req_clone.B} + 6'd2;
 C_expected = C_expected;
```

SCOREBOARD

The scoreboard increments the number of incoming packets from each sequence to verify all packets are received by the scoreboard.

```
virtual function void count_packets();
  if (cfg.seq_a_op_on) begin
   cfg.count_a_op++;
 if (cfg.seq_b_op_1_on) begin
   cfg.count b op 1++;
 if (cfg.seq_b_op_2_on) begin
   cfg.count_b_op_2++;
 if (cfg.seq_all_on) begin
   cfg.count++;
endfunction : count_packets
```

COVERAGE COLLECTOR

The class is responsible for grouping the cover points and cross coverage for the transaction values.

This ensures ALU functionality is fully checked.

The cover group is sampled when collector class receives the transaction.

```
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    if (~uvm_config_db#(my_cfg)::get(null, "", "my_cfg", cfg)) begin
        `uvm_fatal(get_full_name(), "ERROR FETCHING my_cfg")
    end
endfunction

function void write(my_sequence_item t);
    $cast(seq_item,t.clone());
    cfg.cov_items++;
    `uvm_info(get_full_name(), $sformatf("In COV"), UVM_LOW);
    seq_item.print();
    cg.sample();
endfunction
```

COVERAGE COLLECTOR

Illegal bins are defined for the prohibited operations in set A and set B1.

Furthermore, illegal bins are defined for "-32" for "C" and "-16" for both "A" and "B".

Ignore bins are defined for "-31,31" as they can not be achieved given the range of the inputs [-15, 15].

```
a_op_cp : coverpoint seq_item.a_op iff (seq_item.a_en && !seq_item.b_en)
{
    bins add = {ADD_A};
    bins sub = {SUB_A};
    bins logic_process[] = {XOR_A, AND_A_1, AND_A_2, OR_A, XNOR_A};
    illegal_bins a_op_invalid = {INVALID_A};
}
```

```
b_op_1_cp : coverpoint seq_item.b_op iff (!seq_item.a_en && seq_item.b_en)
{
    bins logic_process = {NAND_B_1};
    bins add[] = {ADD1_B_1, ADD2_B_1};
    illegal_bins b_op_invalid = {INVALID_B_1};
}
```

ENVIRONMENT

Environment class encapsulates Agent, Scoreboard, and Coverage Collector classes.

TEST

Test program creates the Environment class and starts the intended sequence.

The number of packets in each sequence are determined in build phase.

```
nction void build phase(uvm phase phase);
  super.build phase(phase);
  env = my_env::type_id::create("env", this);
  cfg = my cfg::type id::create("cfg");
  cfg.item_count = 1000;
  cfg.item count a op = 2000;
  cfg.item count b op 1 = 1000;
  cfg.item count b op 2 = 1000;
  cfg.item count sum = cfg.item count a op + cfg.item count b op 1 + cfg.item count b op 2 + cfg.item count;
  if (!uvm_config_db#(virtual interface alu_if)::get(this, "", "my_vif", intf)) begin
       `uvm_fatal(get_full_name(), "ERROR FETCHING my_vif!")
  uvm_config_db #(virtual interface alu_if)::set(this, "env", "my_vif", intf);
  uvm_config_db #(my_cfg)::set(null, "*", "my_cfg", cfg);
  seq = my sequence::type id::create("seq");
ask run phase(uvm_phase phase);
  super.run phase(phase);
  phase.raise_objection(this);
  seq.start(env.agt.sqr);
  cfg.count_sum = cfg.count_a_op + cfg.count_b_op_1 + cfg.count_b_op_2 + cfg.count;
  phase.drop_objection(this);
```

TEST

Phase ready to end function is used to ensure the test does not end before all packets are processed.

```
bit done;
function void phase_ready_to_end(uvm_phase phase);
   if (phase.is(uvm_run_phase::get)) begin
       if (done != 1) begin //replace 4 with config obj
           phase.raise_objection(this, "Test not ready yet");
                `uvm_info("PRTESTING", "Phase Ready Testing", UVM_LOW);
               wait_for_ready_to_finish();
               phase.drop_objection(this, "Test ready to end");
endfunction : phase ready to end
task wait_for_ready_to_finish();
    `uvm info(get full name(), $sformatf("cfg.cov items = %0d", cfg.cov items), UVM LOW);
    wait(cfg.item_count_sum == cfg.count_sum);
   wait(cfg.item_count_sum == cfg.cov_items);
   done = 1;
    `uvm_info(get_full_name(), $sformatf("cfg.item_count_sum = %0d", cfg.item_count_sum), UVM_LOW);
    `uvm_info(get_full_name(), $sformatf("cfg.count_sum = %0d", cfg.count_sum), UVM_LOW);
    `uvm_info(get_full_name(), $sformatf("cfg.correct_count = %0d, cfg.error_count = %0d", cfg.correct_count, cfg.error_count), UVM_LOW);
endtask: wait_for_ready_to_finish
```

TOP

Top module initiates DUT, Test, and interface.

System clock is generated and passed to the interface as an input.

Bind is used to initiate ALU_SVA module in ALU module.

```
ule my_top ();
  import uvm_pkg::*;
 `include "uvm macros.svh"
 bit clk, rst_n;
 alu_if intf(clk, rst_n);
 ALU DUT (
  .clk (intf.clk),
  .rst_n (intf.rst_n),
  .a_en (intf.a_en),
         (intf.b_en),
         (intf.a op),
         (intf.b_op),
         (intf.A),
         (intf.B),
         (intf.C)
      rst_n = 0;
      #5 rst_n =1;
      #5 rst_n = 0;
      #5 rst_n =1;
 bind ALU ALU_SVA ALU_SVA_inst0(intf);
      uvm_config_db#(virtual interface alu_if)::set(null, "uvm_test_top", "my_vif", intf);
      run_test("my_test");
ndmodule : my_top
```

ASSERTIONS

Assertions module is created to group multiple properties of the design to fully ensure the properties of the design are covered.

```
/(p_ALU_2);
 (p_ALU_3);
 (p ALU 4);
 (p_ALU_5);
 (p ALU 6);
 (p_ALU_7);
 (p_ALU_8);
 (p ALU 10);
 (p ALU 11);
 (p ALU 12);
 (p ALU 14);
 (p_ALU_15);
 /(p_ALU_16);
y(p ALU 17);
/(p_ALU_2);
(p_ALU_3);
(p_ALU_4);
(p_ALU_5);
(p ALU 7);
(p_ALU_10);
(p ALU 11);
(p_ALU_12);
(p_ALU_14);
(p_ALU_16);
y(p_ALU_17);
```

SIMULATION RESULTS

```
.
UVM_INFO my_test.svh(59) @ 149995000: uvm_test_top [PRTESTING] Phase Ready Testing
UVM_INFO my_test.svh(69) @ 149995000: uvm_test_top [uvm_test_top] cfg.cov_items = 5000
UVM_INFO my_test.svh(75) @ 149995000: uvm_test_top [uvm_test_top] cfg.item_count_sum = 5000
UVM_INFO my_test.svh(76) @ 149995000: uvm_test_top [uvm_test_top] cfg.count_sum = 5000
UVM_INFO my_test.svh(78) @ 149995000: uvm_test_top [uvm_test_top] cfg.correct_count = 5000, cfg.error_count = 0
```

ASSERTIONS AND COVERAGE CLOSURE

