Single Cycle RISC-V


Omar Vega : 17549982

March 5, 2018

Abstract


Single Cycle RISCV 32 Bit Processor designed using System Verilog

1 Block Diagram



In the above diagram, the module outlined in red correspond to the files used to implement the Risc Processor.

2 Wave Form



A snippet of the simulated waveform can be seen in the image above. Clk, reset, and ALU-Result are included in the wave.

3 Synthesis Results

3.1 Clock/Time Report

Timing Path Group 'clk' _____ Levels of Logic: 34.00 Critical Path Length: 5.53 Critical Path Slack: -3.56 Critical Path Clk Period: 4.00 Total Negative Slack: -58235.06 No. of Violating Paths: 17417.00 Worst Hold Violation: 0.00 Total Hold Violation: 0.00 No. of Hold Violations: 0.00

The Critical path length and critical path slack are included in the above Clk report.

3.2 Area Report

Combinational Area: 88717.096124 Noncombinational Area: 115255.832642 5739.334074 Buf/Inv Area: Total Buffer Area: 3300.82 Total Inverter Area: 2438.51 0.000000 Macro/Black Box Area: 168129.606231 Net Area: _____ Cell Area: 203972.928765 Design Area: 372102.534996

3.3 Power Report

```
Global Operating Voltage = 1.05
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
```

```
Dynamic Power Units = 1uW \, (derived from V,C,T units) Leakage Power Units = 1pW \,
```

Hierarchy	Switch Power	Int Power	Leak Power	Total Power	%
riscv	128.452	2.79e+04	1.74e+11	2.02e+05	100.0
dp (Datapath)	127.146	2.79e+04	1.74e+11	2.02e+05	100.0
data_mem (datamemory)	59.990	2.61e+04	1.60e+11	1.86e+05	92.1
rf (RegFile)	30.892	1.66e+03	1.08e+10	1.25e+04	6.2
<pre>instr_mem (instructionmemory)</pre>	4.959	7.884	2.95e+08	307.352	0.2
1					