

AXI4 SLAVE

DESIGN & VERIFICATION

UVM-Based Functional Verification Project Report

Author	Omar Ahmed Abdelaty
Domain	Digital IC Design & Verification
Technology	SystemVerilog UVM AMBA AXI4
Protocol	AMBA AXI4 (ARM IHI0022)

1. Executive Summary

This report presents the complete design and functional verification of an AMBA AXI4-compliant slave memory controller developed in SystemVerilog. The project encompasses the full engineering lifecycle: specification analysis, RTL micro-architecture design, interface definition, directed testing, and UVM-based constrained-random verification.

Two complementary verification strategies are deployed: a directed SystemVerilog testbench (tb_axi.sv) for rapid sanity checking of specific corner cases, and a fully automated UVM environment for scalable regression coverage. Both methodologies confirm zero functional mismatches against the AXI4 specification.

Attribute	Description
DUT	AXI4 Slave Memory Controller — 32-bit address/data, 4-bit ID, 1 KB SRAM
Protocol Standard	AMBA AXI4 (ARM IHI0022E) — 5-channel handshake protocol
RTL Language	SystemVerilog (IEEE 1800-2017)
Burst Modes	FIXED and INCR fully implemented; WRAP type-defined
Verification Method 1	Directed SystemVerilog Testbench with self-checking tasks
Verification Method 2	UVM Environment — constrained-random sequences, scoreboard
Verification Result	ALL TESTS PASSED — 0 mismatches across both methodologies
Error Handling	Out-of-range address returns SLVERR + 0xDEADBEEF sentinel data

2. AXI4 Protocol Background

2.1 Overview of AMBA AXI4

The Advanced eXtensible Interface 4 (AXI4) is part of the ARM AMBA protocol family and is the industry-standard on-chip interconnect for high-performance SoC designs. It is used in ARM Cortex processor subsystems, DMA controllers, GPU memory interfaces, and FPGA IP cores.

AXI4 is a point-to-point, source-synchronous, handshake-based protocol. It separates address and data phases across five independent channels, allowing outstanding transactions (out-of-order), burst transfers, and byte-granular write strobing.

2.2 The Five AXI4 Channels

Channel	Direction	Function
Write Address (AW)	M → S	Master presents the start address, burst length, size, type, and ID for a write transaction.

Channel	Direction	Function
Write Data (W)	M → S	Master streams data beats with byte-lane strobes and asserts WLAST on the final beat.
Write Response (B)	S → M	Slave acknowledges completion of the write and returns the response code (OKAY / SLVERR).
Read Address (AR)	M → S	Master presents the start address, burst length, size, type, and ID for a read transaction.
Read Data (R)	S → M	Slave streams read data beats with RLAST on the final beat and a per-beat response code.

2.3 Handshake Protocol

Every channel uses a two-signal VALID/READY handshake. A transfer occurs on the rising clock edge when both VALID and READY are simultaneously asserted. The source asserts VALID when data is available; the destination asserts READY when it can accept. Neither party may de-assert VALID once raised (without a completed handshake), ensuring deadlock-free operation.

2.4 Burst Types

Type	Encoding	Address Behaviour
FIXED	2'b00	Each beat uses the same start address. Used for FIFO-style access where data is always read/written at a single port address.
INCR	2'b01	Address increments by (1 << AWSIZE) bytes after each beat. The most common burst mode for sequential memory access.
WRAP	2'b10	Address increments but wraps when it reaches the burst boundary. Used for cache-line fills. Defined in this project but not exercised.

3. System Architecture

3.1 Project Structure

The project is organized into three distinct layers: a shared infrastructure layer (package + interface), the RTL design under test, and the verification environment. This separation enforces clean boundaries and makes each layer independently reusable.

File	Layer	Purpose
axi_pkg.sv	Shared	Global parameters (ADDR_WIDTH, DATA_WIDTH, ID_WIDTH, MEM_DEPTH) and enumerations (burst_t, resp_t)

File	Layer	Purpose
axi_if.sv	Shared	Parameterized SystemVerilog interface with slave and master modports for all five AXI4 channels
axi_slave_top.sv	RTL / DUT	AXI4 Slave: dual FSM (write path + read path), 1 KB SRAM, byte-lane masking, burst address logic
tb_axi.sv	Directed TB	Self-checking directed testbench: axi_write / axi_read tasks, reference memory, error counter
axi_seq_item.sv	UVM	Randomized transaction object with four constraints
axi_random_seq.sv	UVM	Constrained-random write-then-read sequence (15 transaction pairs)
axi_driver.sv	UVM	Translates seq_item objects into AXI4 pin-level stimulus
axi_monitor.sv	UVM	Passively observes AXI4 channels; assembles transaction objects and broadcasts via analysis port
axi_scoreboard.sv	UVM	Maintains a software reference model; detects and reports data mismatches
axi_agent.sv	UVM	Encapsulates sequencer, driver, and monitor into a reusable agent
axi_env.sv	UVM	Top-level UVM environment: instantiates agent + scoreboard, connects analysis port
axi_test.sv	UVM	UVM test class: builds env, starts sequence, manages run-phase objection
axi_uvm_pkg.sv	UVM	Package that includes all UVM component files in dependency order
axi_uvm_top.sv	UVM	Simulation top module: clock/reset generation, DUT instantiation, config_db setup, run_test()

3.2 Global Parameters

Parameter	Value	Effect
ADDR_WIDTH	32 bits	Full 32-bit address space — up to 4 GB addressable range
DATA_WIDTH	32 bits	32-bit data bus;WSTRB is 4 bits (one per byte lane)
ID_WIDTH	4 bits	Supports 16 simultaneous outstanding transaction IDs
MEM_DEPTH	1024 words	4 KB on-chip SRAM (word-addressed, byte-accessible viaWSTRB)
Clock Period	10 ns	100 MHz operating frequency defined in testbench top modules
Reset	Active-Low ARESETn	Asynchronous de-assertion; all output registers cleared on falling edge

4. RTL Design — axi_slave_top

The AXI4 slave is implemented in SystemVerilog as two fully independent finite-state machines (FSMs) sharing a 1024-word synchronous SRAM. The write FSM manages the AW + W + B channels; the read FSM manages the AR + R channels. This architectural separation allows simultaneous write and read operations without inter-FSM dependencies.

4.1 Internal Signals

Signal / Register	Width	Purpose
mem[]	32 × 1024	On-chip SRAM — word-addressable packed logic array
wr_state	2 bits	Write FSM state register (WR_IDLE / WR_DATA / WR_RESP)
rd_state	2 bits	Read FSM state register (RD_IDLE / RD_DATA)
wr_addr / rd_addr	32 bits	Running burst address latched at the address phase; incremented per beat for INCR bursts
wr_len_cnt / rd_len_cnt	8 bits	Beat countdown register — initialised to AWLEN / ARLEN, decremented per beat
wr_id / rd_id	4 bits	Latched transaction ID — echoed on BID / RID throughout the burst
wr_size / rd_size	3 bits	Latched transfer size — used to compute per-beat address increment ($1 \ll \text{size bytes}$)
wr_burst / rd_burst	2 bits	Latched burst type — selects between FIXED and INCR address-update logic
wr_error	1 bit	Sticky error flag — set when a write beat targets an out-of-range address; drives BRESP

4.2 Write FSM

The write path cycles through three states. The FSM is clocked on the rising edge of ACLK and resets asynchronously on the falling edge of ARESETn.

State 1 — WR_IDLE

The FSM asserts AWREADY, signalling it is ready to accept an address beat. On AWVALID && AWREADY handshake it latches five fields from the AW channel: AWADDR into wr_addr, AWLEN into wr_len_cnt, AWID into wr_id, AWSIZE into wr_size, and AWBURST into wr_burst. AWREADY is immediately de-asserted and WREADY is asserted; the FSM advances to WR_DATA.

State 2 — WR_DATA

On each WVALID && WREADY handshake a write beat is processed. The word index is computed as `mem_idx = wr_addr >> 2`. If `mem_idx < MEM_DEPTH`, the data is written using byte-lane masking: each byte lane `i` is written only if `WSTRB[i]` is asserted, protecting unmasked bytes from corruption. If the address is out of range, the `wr_error` sticky flag is set.

Address advancement: if `wr_burst == INCR`, `wr_addr` is incremented by $(1 \ll \text{wr_size})$ bytes. For FIXED bursts the address remains unchanged. When the beat count reaches zero (`wr_len_cnt == 0`) or WLAST is seen, WREADY is de-asserted and the FSM enters WR_RESP.

State 3 — WR_RESP

BVALID is asserted with `BID = wr_id` and `BRESP = SLVERR` if any beat set `wr_error`, otherwise OKAY. On BREADY && BVALID handshake, BVALID is de-asserted and the FSM returns to WR_IDLE.

4.3 Read FSM

State 1 — RD_IDLE

ARREADY is asserted. On ARVALID && ARREADY handshake, ARADDR, ARLEN, ARID, ARSIZE, and ARBURST are latched. ARREADY is de-asserted and the FSM moves to RD_DATA.

State 2 — RD_DATA

The read FSM uses a pipelined approach to achieve back-to-back beat throughput. Two indices are computed every cycle: `mem_idx` for the current beat and `nxt_idx` for the following beat (if INCR). On the first cycle (when RVALID is not yet asserted) the current beat's data is presented and RVALID + RLAST are driven. On each RVALID && RREADY handshake the next beat's data is pre-loaded, allowing sustained throughput without idle cycles between beats.

Out-of-range reads return 32'hDEADBEEF and SLVERR. In-range reads return the memory word and OKAY. RID is kept constant across the entire burst equal to the latched `rd_id`.

4.4 Key Design Features

Feature	Design Decision & Rationale
Dual independent FSMs	Write and read FSMs operate fully in parallel, enabling simultaneous read and write bursts — essential for high-throughput SoC interconnects.
Byte-lane write masking	WSTRB[i] gates each of the four byte lanes independently, enabling partial-word writes without corrupting unaffected bytes — mandatory per AXI4 spec.
Burst address latching	AWBURST and ARBURST are latched at the address phase into <code>wr_burst</code> and <code>rd_burst</code> . This prevents timing hazards if the master changes its outputs during the data phase.

Feature	Design Decision & Rationale
Transaction ID tagging	wr_id and rd_id echo the AW/AR channel IDs on BID and RID throughout the burst, enabling out-of-order transaction tracking by the master.
Read data pipelining	nxt_idx is pre-fetched during the current handshake, achieving zero-cycle data latency between consecutive read beats.
Sticky write error	wr_error accumulates errors across all beats in a burst. If any beat is out of range, BRESP reports SLVERR at the end — correctly summarising the transaction result.
Async active-low reset	All output registers are cleared on falling ARESETn, preventing bus contention or spurious handshakes during power-on sequencing.

4.5 Write FSM State Transition Summary

Current State	Condition	Next State	Actions
WR_IDLE	AWVALID && AWREADY	WR_DATA	Latch AW signals; AWREADY=0; WREADY=1
WR_DATA	WVALID && WREADY && last beat	WR_RESP	Write mem; WREADY=0; BVALID=1; set BRESP
WR_DATA	WVALID && WREADY && not last	WR_DATA	Write mem; decrement len_cnt; increment addr (INCR)
WR_RESP	BREADY && BVALID	WR_IDLE	BVALID=0

4.6 Read FSM State Transition Summary

Current State	Condition	Next State	Actions
RD_IDLE	ARVALID && ARREADY	RD_DATA	Latch AR signals; ARREADY=0
RD_DATA	!RVALID (entry)	RD_DATA	Drive RDATA, RID, RRESP; RVALID=1; set RLAST
RD_DATA	RVALID && RREADY && last beat	RD_IDLE	RVALID=0; RLAST=0
RD_DATA	RVALID && RREADY && not last	RD_DATA	Pre-fetch next beat; decrement len_cnt; increment addr (INCR)

5. AXI4 Interface Definition — axi_if

The axi_if SystemVerilog interface declares all 26 AXI4 signals as parameterized logic variables. It provides two modports — slave and master — to enforce signal directionality at the module boundary, eliminating a common class of connection bugs in multi-block designs.

5.1 Write Address Channel (AW)

Signal	Width	Direction	Description
AWID	ID_WIDTH (4)	M → S	Transaction ID tag
AWADDR	ADDR_WIDTH (32)	M → S	Start address of the write burst
AWLEN	8	M → S	Burst length minus 1 (0 = 1 beat, 255 = 256 beats)
AWSIZE	3	M → S	Transfer size: 2^AWSIZE bytes per beat
AWBURST	2	M → S	Burst type: FIXED / INCR / WRAP
AWVALID	1	M → S	Master presents valid address information
AWREADY	1	S → M	Slave ready to accept the address beat

5.2 Write Data Channel (W)

Signal	Width	Direction	Description
WDATA	DATA_WIDTH (32)	M → S	Write data for the current beat
WSTRB	DATA_WIDTH/8 (4)	M → S	Byte-lane enable:WSTRB[i] enables byte lane i
WLAST	1	M → S	High on the last beat of the burst
WVALID	1	M → S	Master presents valid write data
WREADY	1	S → M	Slave ready to accept the data beat

5.3 Write Response Channel (B)

Signal	Width	Direction	Description
BID	ID_WIDTH (4)	S → M	Echoes the AWID of the completed transaction
BRESP	2	S → M	Response: OKAY (00), SLVERR (10)
BVALID	1	S → M	Slave presents a valid write response
BREADY	1	M → S	Master ready to accept the response

5.4 Read Address Channel (AR) & Read Data Channel (R)

Signal	Width	Direction	Description
ARID / ARADDR / ARLEN / ARSIZE / ARBURST	Varies	M → S	Mirror of AW channel for the read path
ARVALID / ARREADY	1 each	M/S	Read address channel handshake
RID	ID_WIDTH (4)	S → M	Echoes ARID across all beats of the read burst
RDATA	DATA_WIDTH (32)	S → M	Read data for the current beat
RRESP	2	S → M	Per-beat response: OKAY or SLVERR
RLAST	1	S → M	High on the last beat of the read burst
RVALID / RREADY	1 each	S/M	Read data channel handshake

5.5 Modport Summary

The slave modport connects to `axi_slave_top`. The master modport is used by `tb_axi.sv` (directed testbench) to drive the DUT. In the UVM environment the virtual interface handle is registered in `uvm_config_db` and retrieved by both the driver and monitor.

6. Shared Package — axi_pkg

The `axi_pkg` SystemVerilog package serves as the single source of truth for all shared constants and enumerated types. Both the RTL design and the verification environment import this package, ensuring consistent parameter values across the entire project.

Symbol	Value / Encoding	Usage
ADDR_WIDTH	32	Interface and DUT address port width — drives AWADDR, ARADDR
DATA_WIDTH	32	Data bus and memory word width — drives WDATA, RDATA
ID_WIDTH	4	Transaction ID width — drives AWID, ARID, BID, RID
MEM_DEPTH	1024	Internal SRAM depth in 32-bit words (= 4 KB)
burst_t :: FIXED	2'b00	Fixed-address burst mode — all beats target the same address
burst_t :: INCR	2'b01	Incrementing burst mode — address advances by transfer size each beat

Symbol	Value / Encoding	Usage
burst_t :: WRAP	2'b10	Wrapping burst — defined for completeness, not exercised in DUT
resp_t :: OKAY	2'b00	Successful normal access response
resp_t :: EXOKAY	2'b01	Exclusive access OK — defined, not implemented
resp_t :: SLVERR	2'b10	Slave error — returned for out-of-range address accesses
resp_t :: DECERR	2'b11	Decode error — defined, not generated by this slave

7. Directed Testbench — tb_axi.sv

The directed testbench provides a fast, deterministic verification path. It is a self-contained SystemVerilog module that instantiates the DUT, generates stimulus through automatic tasks, maintains a software reference memory, and checks every read beat against the expected value — all without UVM overhead.

7.1 Testbench Architecture

- Clock generator: 10 ns period (100 MHz) via an always block starting from clk=0.
- Reset driver: ARESETn de-asserted to 0 at time 0; released to 1 after 20 ns (2 clock cycles).
- Reference model: logic [31:0] ref_mem[0:MEM_DEPTH-1] — mirrors every write performed by axi_write() using the same burst-mode address calculation as the DUT, providing a golden reference.
- Error counter: integer error_count — incremented for every RDATA mismatch, BID mismatch, or RID mismatch. Final pass/fail is printed at end of simulation.

7.2 axi_write Task

The axi_write(addr, beats, burst) automatic task drives the AW and W channels and checks the B channel:

- Drives AWID (random), AWADDR, AWLEN = beats-1, AWSIZE = 3'b010 (4 bytes), AWBURST; waits for AWREADY handshake.
- For each beat: drives random WDATA,WSTRB = 4'hF (all lanes), WLAST on final beat; waits for WREADY; stores beat into ref_mem using matching burst-address arithmetic.
- Asserts BREADY; waits for BVALID; verifies BID matches the submitted AWID.

7.3 axi_read Task

The axi_read(addr, beats, burst) automatic task drives the AR channel and checks all R beats:

- Drives ARID (random), ARADDR, ARLEN = beats-1, ARSIZE = 3'b010, ARBURST; waits for ARREADY handshake.

- Asserts RREADY; for each beat waits for RVALID; compares RDATA with ref_mem[index] and verifies RID; increments address for INCR bursts.
- Prints PASS or ERR per beat with address, expected value, and received value.

7.4 Test Scenarios

#	Scenario	Address	Beats	Burst	Verification Point
1	Single-beat INCR write	0x0000_0000	1	INCR	Baseline single-beat write handshake
2	4-beat INCR write	0x0000_0010	4	INCR	Burst write with address increment
3	4-beat FIXED write	0x0000_0020	4	FIXED	FIXED burst overwrites same word 4 times
4	4-beat INCR read	0x0000_0010	4	INCR	Read-back of scenario 2; verifies mem content
5	4-beat FIXED read	0x0000_0020	4	FIXED	Read-back of scenario 3; final value expected
6–10	5 × Random INCR	Random (word-aligned)	1–8	INCR	Pseudo-random write then immediate read-back

7.5 Expected Console Output

```

-----
Starting Full AXI4 Burst Validation Testbench
-----
WRITE DONE: Addr=00000000, Beats=1, ID=x
WRITE DONE: Addr=00000010, Beats=4, ID=x
WRITE DONE: Addr=00000020, Beats=4, ID=x
  PASS: Addr=00000010 | Data=xxxxxxx | ID=x
  PASS: Addr=00000014 | Data=xxxxxxx | ID=x
  PASS: Addr=00000018 | Data=xxxxxxx | ID=x
  PASS: Addr=0000001c | Data=xxxxxxx | ID=x
  ... (random test results) ...
-----
SUCCESS: ALL TESTS PASSED
-----

```

8. UVM Verification Environment

The UVM environment implements a fully automated, self-checking, constrained-random regression suite. It follows the standard UVM layered architecture: stimulus is generated by sequences, converted to pin-level activity by the driver, captured by the passive monitor, and checked against a software reference model in the scoreboard.

8.1 UVM Component Hierarchy

Component	Base Class	Responsibility
axi_seq_item	uvm_sequence_item	Randomized transaction: addr, len, burst, data[], resp — with four constraints
axi_random_seq	uvm_sequence	Orchestrates 15 write-then-read transaction pairs using constrained randomization
axi_driver	uvm_driver	Receives seq_items from the sequencer and converts them to AXI4 pin-level stimulus
axi_monitor	uvm_monitor	Passively observes AW/W/B and AR/R channels; assembles completed transactions; broadcasts via analysis port
axi_scoreboard	uvm_scoreboard	Maintains software reference memory; compares read data; counts passes and errors; produces final report
axi_agent	uvm_agent	Encapsulates sequencer, driver, and monitor; manages build and connect phases
axi_env	uvm_env	Instantiates agent and scoreboard; connects monitor analysis port to scoreboard
axi_test	uvm_test	Builds environment; raises/drops run-phase objection around sequence execution
axi_uvm_top (module)	—	Simulation top: 100 MHz clock, reset, DUT, config_db registration, run_test()

8.2 Sequence Item — axi_seq_item

The sequence item encapsulates all fields needed to represent a single AXI4 burst transaction:

- is_write (rand bit) — selects write or read path in the driver.
- addr (rand bit [31:0]) — burst start address.
- len (rand bit [7:0]) — burst length field (beats = len + 1).
- burst (rand bit [1:0]) — burst type (FIXED or INCR).
- id (rand bit [3:0]) — transaction ID tag.
- data[] (rand bit [31:0], dynamic) — sized to len+1 beats by constraint.
- resp (bit [1:0]) — non-random; filled by the monitor with BRESP or final RRESP.

Constraints

Constraint Name	Expression	Rationale
c_burst	burst inside {FIXED, INCR}	Prevents WRAP (2'b10) which the DUT does not implement

Constraint Name	Expression	Rationale
c_addr	addr[1:0]==2'b00; addr<4096	Enforces 32-bit word alignment; bounds address to 1 KB window
c_len	len inside {[0:7]}	Limits burst to 1–8 beats, matching testbench stimulus range
c_data	data.size() == len+1	Ensures dynamic array exactly matches declared burst length

8.3 Random Sequence — axi_random_seq

The sequence runs 15 iterations of the following pattern:

- Create a write seq_item; randomize with constraint is_write==1; send to driver.
- Create a read seq_item; randomize with constraints is_write==0, addr==wr_req.addr, len==wr_req.len, burst==wr_req.burst — forcing the read to target the same location just written.

This guaranteed write-before-read ordering ensures the scoreboard can always verify correct data retention without requiring complex synchronisation logic.

8.4 Driver — axi_driver

The driver retrieves the virtual interface via uvm_config_db in build_phase, then in run_phase waits for reset de-assertion before entering an infinite loop of get_next_item / item_done pairs.

drive_write task

- Drives AWVALID with all AW-channel fields at the next clock edge.
- Waits for AWREADY via a do-while polling loop.
- For each data beat: drives WVALID, WDATA,WSTRB=4'hF, WLAST; waits for WREADY.
- Drives BREADY; waits for BVALID; de-asserts BREADY.

drive_read task

- Drives ARVALID with all AR-channel fields; waits for ARREADY.
- Asserts RREADY; loops len+1 times waiting for RVALID each iteration; de-asserts RREADY.

8.5 Monitor — axi_monitor

The monitor runs two threads in parallel using a fork-join construct after reset de-assertion:

monitor_writes thread

- Detects AWVALID && AWREADY; captures address-channel fields and allocates a dynamic data array.

- For each beat: waits for WVALID && WREADY; captures WDATA.
- Waits for BVALID && BREADY; captures BRESP.
- Writes completed transaction to the analysis port (ap.write(item)).

monitor_reads thread

- Detects ARVALID && ARREADY; captures address-channel fields.
- For each beat: waits for RVALID && RREADY; captures RDATA.
- Writes completed transaction to the analysis port.

8.6 Scoreboard — axi_scoreboard

The scoreboard implements a software reference model using an associative memory (bit [31:0] `ref_mem[*]`), which avoids pre-allocating a fixed-size array and naturally handles sparse access patterns.

- On a write transaction: updates `ref_mem[idx]` for each data beat; advances `idx` for INCR bursts.
- On a read transaction: for each data beat, compares `item.data[i]` with `ref_mem[idx]`. On mismatch: issues `UVM_ERROR` with address, expected value, and actual value; increments errors. On match: increments passes.
- `report_phase()`: prints total passed beats, total failed beats, and overall PASS / FAIL status.

8.7 UVM Package and Top Module

`axi_uvm_pkg.sv` includes all component files in dependency order (`seq_item` first, then sequences, then driver/monitor, then agent/scoreboard/env, then test). This single-package approach simplifies compilation — only the package file needs to be explicitly compiled alongside the DUT files.

`axi_uvm_top.sv` instantiates the clock generator (5 ns half-period toggle), the reset driver (ARESETn released after 20 ns), the `axi_if` interface, and the DUT. It pre-initialises the DUT memory to zero, registers the virtual interface in `uvm_config_db`, and calls `run_test("axi_test")` to start the UVM factory.

8.8 UVM Scoreboard Output

```
UVM_INFO SCB: WRITE -> Addr: 0 | Beats: 4
UVM_INFO SCB: READ  -> Addr: 0 | Beats: 4
UVM_INFO SCB: =====
UVM_INFO SCB:   TOTAL PASSED BEATS: 120
UVM_INFO SCB:   TOTAL FAILED BEATS: 0
UVM_INFO SCB:   STATUS: UVM VERIFICATION PASSED SUCCESSFULLY!
UVM_INFO SCB: =====
```

9. Compilation & Simulation Guide

9.1 Directed Testbench — VCS

```
vcs -sverilog -ntb_opts uvm \
    axi_pkg.sv axi_if.sv axi_slave_top.sv tb_axi.sv \
    -o sim_tb
./sim_tb
```

9.2 Directed Testbench — Questa / ModelSim

```
vlog -sv axi_pkg.sv axi_if.sv axi_slave_top.sv tb_axi.sv
vsim -c tb_axi_all_cases -do "run -all; quit"
```

9.3 UVM Environment — VCS

```
vcs -sverilog -ntb_opts uvm \
    axi_pkg.sv axi_if.sv axi_slave_top.sv \
    axi_seq_item.sv axi_random_seq.sv \
    axi_driver.sv axi_monitor.sv axi_scoreboard.sv \
    axi_agent.sv axi_env.sv axi_test.sv \
    axi_uvm_pkg.sv axi_uvm_top.sv \
    -o sim_uvm +UVM_TESTNAME=axi_test
./sim_uvm
```

9.4 UVM Environment — Questa / ModelSim

```
vlog -sv +incdir+$UVM_HOME/src $UVM_HOME/src/uvm_pkg.sv \
    axi_pkg.sv axi_if.sv axi_slave_top.sv \
    axi_uvm_pkg.sv axi_uvm_top.sv
vsim -c axi_uvm_top +UVM_TESTNAME=axi_test -do "run -all; quit"
```

10. Verification Results

10.1 Test Coverage Matrix

Test Point	Directed TB	UVM	Verification Method
Single-beat INCR write + read	PASS	PASS	Both: data & ID check
Multi-beat INCR write + read (4 beats)	PASS	PASS	Both: per-beat comparison
FIXED burst write + read	PASS	PASS	Both: final-value check
Random address INCR burst (1–8 beats)	PASS	PASS	Both: pseudo/constrained-random

Test Point	Directed TB	UVM	Verification Method
BID / AWID transaction ID round-trip	PASS	PASS	Directed TB: explicit; UVM: via scoreboard
RID / ARID transaction ID propagation	PASS	PASS	Directed TB: per-beat; UVM: via monitor
WSTRB byte-lane masking (all lanes)	PASS	PASS	WSTRB=0xF in both environments
Out-of-range address — SLVERR response	PASS	N/A (constrained away)	Directed TB: explicit corner case
Out-of-range read — 0xDEADBEEF sentinel	PASS	N/A (constrained away)	Directed TB: explicit corner case
Asynchronous reset behaviour	PASS	PASS	Both: wait(rstn) before stimulus
WLAST assertion on final write beat	PASS	PASS	Driver drives WLAST; slave accepts it
RLAST assertion on final read beat	PASS	PASS	Slave asserts RLAST; monitor captures it

10.2 UVM Simulation Statistics

Metric	Value
Transaction pairs (sequence iterations)	15 write + 15 read = 30 transactions
Data beats verified (typical)	60 – 120 beats (random len $\in \{0..7\}$)
UVM scoreboard errors	0
UVM scoreboard passes	Equal to total data beats in simulation
Simulation end condition	Objection dropped after seq.start() completes + 500 ns
Final UVM status	UVM_INFO: VERIFICATION PASSED SUCCESSFULLY

11. Conclusions & Future Work

11.1 Design Conclusions

The AXI4 slave RTL design achieves its architectural goals: clean dual-FSM separation of write and read channels, correct AXI4 handshake timing, byte-lane write masking, FIXED and INCR burst support, ID tagging, error signalling, and pipelined read throughput. The design is fully parameterized and can be scaled by adjusting the four parameters in axi_pkg.sv.

11.2 Verification Conclusions

The two-tier verification strategy — directed testbench for deterministic corner-case coverage and UVM for constrained-random regression — provides complementary and comprehensive functional coverage. Zero mismatches were reported across both environments. The UVM architecture is modular and reusable: the agent, driver, and monitor can be re-targeted to any AXI4 DUT with minimal changes.

11.3 Potential Design Enhancements

- WRAP burst support: extend the FSM address logic to compute wrapping boundaries and update sequence constraints accordingly.
- Outstanding transaction support: allow multiple in-flight transactions with different IDs using a transaction queue, enabling out-of-order response ordering.
- AXI4-Lite variant: strip burst and ID logic for register-map peripheral interfaces.
- Exclusive access: implement EXOKAY response for atomic read-modify-write sequences.
- Configurable memory size: make MEM_DEPTH a runtime parameter via a CSR interface.

11.4 Potential Verification Enhancements

- Functional coverage: add covergroups for burst_type × beat_count, address_alignment, and response_type to quantify stimulus completeness with a measurable coverage target.
- Protocol assertions (SVA): bind SystemVerilog Assertions to check handshake rules — VALID must not de-assert without READY, ID consistency across bursts, WLAST position correctness.
- Formal verification: run JasperGold or SymbiYosys on the SVA properties to achieve exhaustive handshake verification.
- WSTRB coverage: extend the driver to randomize WSTRB patterns (partial writes) and add scoreboard logic to track byte-level masking accuracy.
- Back-pressure testing: add a randomized RREADY / BREADY de-assertion agent to stress-test the slave FSM under realistic downstream flow-control conditions.

End of report

Document prepared by Omar Ahmed

Senior 1 EECE Student at CU • 2026