


Assignment_One_Extra

Prepared by :
Omar Ahmed Abdelaty




Submitted to: Eng. Kareem Waseem

Question_1

Code


```
1  module q_1(  
2      A3, A2, A1, A0, out  
3  );  
4      input A3, A2, A1, A0;  
5      output out;  
6  
7      // Method 1: Using concatenation to form 4-bit vector  
8      wire [3:0] A;  
9      assign A = {A3, A2, A1, A0}; // Concatenate individual bits  
10     assign out = (A > 4'b0010 && A < 4'b1000) ? 1'b1 : 1'b0;  
11  
12 endmodule
```

Simulation




Question_2

Code



Simulation




If B held LOW

Then XOR gate will be Buffer

If B held HIGH

Then XOR gate will be inverter




Question_3

Code

```
1  module q_3(  
2      A,B,C,F  
3  );  
4  
5  input A,B,C;  
6  output F;  
7  
8  assign F = (A ^ B) & ~(B ^ C) & C ;  
9  
10 endmodule
```

Simulation



The condition for $F = 1$, we need: $(A \oplus B) = 1$ (A and B different) and $\sim(B \oplus C) = 1$ (B and C same) and $C = 1$ so $B=C=1$ and $A=0$ only condition


Question_4

Answer is NOR Gate as $\sim(0 \mid 0 \mid 0) = 1$

Code

```
1 module q_4(  
2     input [2:0] in,  
3     output out  
4 );  
5  
6 assign out = ~(in[2] | in[1] | in[0]); // I have used NOR Gate  
7  
8 endmodule
```

Simulation



Question_5

Code



```
1  module one_bit_ALU(  
2      A,B,Ainvert,Binvert,CarryIn,Operation,CarryOut,Result  
3  );  
4  input A,B,Ainvert,Binvert,CarryIn;  
5  input [1:0] Operation;  
6  output CarryOut,Result;  
7  wire w1,w2;  
8  wire add_result;  
9  
10 assign w1 = (Ainvert==1'b0)? A : (Ainvert==1'b1)? ~A : 1'b0;  
11 assign w2 = (Binvert==1'b0)? B : (Binvert==1'b1)? ~B : 1'b0;  
12 assign {CarryOut,add_result} = w1 + w2 + CarryIn;  
13  
14 assign Result = (Operation==2'b00)? w1 & w2 :  
15                 (Operation==2'b01)? w1 | w2 :  
16                 (Operation==2'b10)? add_result : 1'b0;  
17  
18 endmodule
```

Simulation

