


Digital Electronics Design

Assignment_Three

Prepared by:


Omar Ahmed Abdelaty Mohammed



Submitted to: Eng. Kareem Waseem

Question 1

```
1  module Dff (  
2      input D,clk,E,PRE,output reg Q  
3  );  
4  
5  always @(posedge clk or negedge PRE) begin  
6      if(!PRE)  
7          Q<=1'b1;  
8      else if(E)  
9          Q<=D;  
10 end  
11  
12 endmodule
```





```
1  vlib work  
2  vlog Dff.v dff_tb.v  
3  vsim -voptargs=+acc work.Dff_tb  
4  add wave *  
5  run -all  
6  #quit -sim
```

```

1  module Dff_tb;
2
3      reg D, clk, E, PRE;
4      wire Q_dut;
5      reg Q_expected;
6
7      Dff DUT (
8          .D(D),
9          .clk(clk),
10         .E(E),
11         .PRE(PRE),
12         .Q(Q_dut)
13     );
14
15
16     initial begin
17         clk = 0;
18         forever #5 clk = ~clk;
19     end
20
21     initial begin
22         D = 0; E = 0; PRE = 1;
23         Q_expected = 1;
24
25
26         #3 PRE = 0;
27         @(negedge clk);
28         PRE = 1;
29         Q_expected = 1;
30
31
32         repeat (10) begin
33             @(negedge clk);
34             D = $random;
35             E = $random;
36
37
38             if (!PRE) begin
39                 Q_expected = 1;
40             end else if (E) begin
41                 Q_expected = D;
42             end else begin
43                 Q_expected = Q_expected;
44             end
45
46             @(posedge clk);
47
48             #1;
49
50             if (Q_dut !== Q_expected) begin
51                 $display(" ERROR ");
52                 $stop;
53             end
54         end
55
56         $display("Test passed");
57         $stop;
58     end
59 endmodule

```

Question 2



```

1  module d_t_ff(d, q, qbar, rstn, clk);
2      parameter FF_TYPE = "DFF";
3      input d, rstn, clk;
4      output reg q, qbar;
5
6      always @(posedge clk or negedge rstn) begin
7          if (~rstn) begin
8              q <= 1'b0;
9              qbar <= 1'b1;
10         end else begin
11             if (FF_TYPE == "DFF") begin
12                 q <= d;
13                 qbar <= ~d;
14             end else if (FF_TYPE == "TFF") begin
15                 if (d) begin
16                     q <= ~q;
17                     qbar <= ~qbar;
18                 end
19             end
20         end
21     end
22 endmodule

```

```

1  module tb_tff;
2
3      reg clk, rstn, t;
4      wire q_golden, qbar_golden;
5      wire q_test, qbar_test;
6
7      // Clock generation
8      initial clk = 0;
9      always #5 clk = ~clk;
10
11     // Instantiate the TFF golden model (hardcoded FF_TYPE = "TFF")
12     d_t_ff #(.FF_TYPE("TFF")) golden_tff (
13         .clk(clk), .rstn(rstn), .d(t),
14         .q(q_golden), .qbar(qbar_golden)
15     );
16
17     // Instantiate the parameterized design under test
18     d_t_ff #(.FF_TYPE("TFF")) dut (
19         .clk(clk), .rstn(rstn), .d(t),
20         .q(q_test), .qbar(qbar_test)
21     );
22
23     initial begin
24         $dumpfile("tff.vcd");
25         $dumpvars(0, tb_tff);
26
27         rstn = 0; t = 0;
28         #12 rstn = 1;
29
30         #10 t = 1;
31         #10 t = 0;
32         #10 t = 1;
33         #10 t = 1;
34         #10 t = 0;
35
36         #30 $stop;
37     end
38
39 endmodule
40

```

```

1  module tb_dff;
2
3      reg clk, rstn, d;
4      wire q_golden, qbar_golden;
5      wire q_test, qbar_test;
6
7      // Clock generation
8      initial clk = 0;
9      always #5 clk = ~clk;
10
11     // Instantiate the DFF golden model (hardcoded FF_TYPE = "DFF")
12     d_t_ff #(.FF_TYPE("DFF")) golden_dff (
13         .clk(clk), .rstn(rstn), .d(d),
14         .q(q_golden), .qbar(qbar_golden)
15     );
16
17     // Instantiate the parameterized design under test
18     d_t_ff #(.FF_TYPE("DFF")) dut (
19         .clk(clk), .rstn(rstn), .d(d),
20         .q(q_test), .qbar(qbar_test)
21     );
22
23     initial begin
24         $dumpfile("dff.vcd");
25         $dumpvars(0, tb_dff);
26
27         rstn = 0; d = 0;
28         #12 rstn = 1;
29
30         #10 d = 1;
31         #10 d = 0;
32         #10 d = 1;
33         #10 d = 0;
34         #10 d = 1;
35
36         #30 $stop;
37     end
38
39 endmodule

```


Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
		multi_ports_in_single_line		Multiple ports are declared in one line. Module d_t_ff, ... d_t_ff		Rtl Design Style	open	unassign...	3.5.6.3

Question 3

```

3  module bcd_up_counter_tb;
4      reg clk, rst;
5      wire clk_div10_out;
6
7      // Declare testbench variables
8      integer i;
9      reg expected_clk_div10;
10     integer toggle_count;
11
12     // Instantiate the Device Under Test (DUT)
13     bcd_up_counter DUT (
14         .clk(clk),
15         .rst(rst),
16         .clk_div10_out(clk_div10_out)
17     );
18
19     // Clock generation: 100MHz => 10ns period
20     initial begin
21         clk = 0;
22         forever #5 clk = ~clk; // Toggle every 5ns → period = 10ns
23     end
24
25     // Test process
26     initial begin
27         $display("Starting BCD Up Counter Test...");
28
29         // Initialize
30         rst = 1;
31         expected_clk_div10 = 0;
32         toggle_count = 0;
33
34         // Deassert reset after 20ns
35         #20 rst = 0;
36
37         // Wait and test for 100 clock cycles
38         for (i = 0; i < 100; i = i + 1) begin
39             @(posedge clk);
40
41             // Every 10th rising edge, clk_div10_out should toggle
42             if (i % 10 == 9) begin
43                 expected_clk_div10 = ~expected_clk_div10;
44                 #1; // Small delay to allow output to settle
45
46                 if (clk_div10_out != expected_clk_div10) begin
47                     $display("ERROR at cycle %0d: Expected clk_div10_out = %b, Got = %b", i+1, expected_clk_div10, clk_div10_out);
48                     $stop;
49                 end else begin
50                     toggle_count = toggle_count + 1;
51                     $display("Correct toggle #%0d at cycle %0d", toggle_count, i+1);
52                 end
53             end
54         end
55
56         $display("Test completed successfully! %0d toggles observed.", toggle_count);
57         $stop;
58     end
59 endmodule
60


```



```


1  module bcd_up_counter(
2      input wire clk,
3      input wire rst, // async active high
4      output reg clk_div10_out
5  );
6
7      reg [3:0] count;
8
9      always @(posedge clk or posedge rst) begin
10         if (rst) begin
11             count <= 0;
12             clk_div10_out <= 0;
13         end else begin
14             if (count == 9) begin
15                 count <= 0;
16                 clk_div10_out <= ~clk_div10_out; // Toggle output every 10 clocks
17             end else begin
18                 count <= count + 1;
19             end
20         end
21     end
22
23 endmodule

```



Lint Checks							
Filter: Type here							
☐ Waved ☐ Fixed ☐ Pending 2: Unspecified ☐ Bug ☐ Verified Total: 1 Selected: 0							
Severity	Status	Check	Alias	Message	Module	Category	State
		async_reset_active_high		Asynchronous reset is active high. Reset rst, Module ...	bcd_up_counter	Clock	open
							unassign...
							2.3.6.2

Question 4




```
1 module ripple_counter (  
2     input clk,  
3     input rstn,  
4     output wire [3:0] out  
5 );  
6  
7     wire qn0, qn1, qn2;  
8  
9     dff_rstn DFF1 (.clk(clk), .rstn(rstn), .q(out[0]), .qn(qn0));  
10    dff_rstn DFF2 (.clk(qn0), .rstn(rstn), .q(out[1]), .qn(qn1));  
11    dff_rstn DFF3 (.clk(qn1), .rstn(rstn), .q(out[2]), .qn(qn2));  
12    dff_rstn DFF4 (.clk(qn2), .rstn(rstn), .q(out[3]), .qn());  
13  
14 endmodule
```



```
1  module tb;
2      reg clk, rstn;
3      wire [3:0] out;
4
5      ripple_counter UUT (
6          .clk(clk),
7          .rstn(rstn),
8          .out(out)
9      );
10
11     // Clock generation
12     initial begin
13         clk = 0;
14         forever #5 clk = ~clk; // 10ns clock period
15     end
16
17     // Reset and simulation control
18     initial begin
19         rstn = 0; // Start with reset active (low)
20         #15 rstn = 1; // Release reset after 15ns
21
22         #200; // Run for a while
23         $stop;
24     end
25
26     // Monitor output
27     initial begin
28         $monitor("Time=%0t | out=%b", $time, out);
29     end
30 endmodule
```




```
1 module dff_rstn(q, qn, rstn, clk);
2     input rstn, clk;
3     output reg q, qn;
4
5     always @(posedge clk or negedge rstn) begin
6         if (!rstn) begin
7             q <= 1'b0;
8             qn <= 1'b1;
9         end
10        else begin
11            q <= ~q;
12            qn <= q;
13        end
14    end
15 endmodule
```



Lint Checks							
Filter: Type here							
Waved Fixed Pending Uninspected Bug Verified Total : 1 Selected : 0							
Severity	Status	Check	Alias	Message	Module	Category	State
		multi_ports_in_single_line		Multiple ports are declared in one line. Module dff_rstn...	dff_rstn	Rtl Design Style	open
							unassign...
							3.5.6.3
STARC Reference							

It is just a warning not error

Question 5



```

1  module param_shift_reg #(
2      parameter integer LOAD_AVALUE = 1,
3      parameter integer LOAD_SVALUE = 1,
4      parameter integer SHIFT_DIRECTION = 0, // 0 = LEFT, 1 = RIGHT
5      parameter integer SHIFT_WIDTH = 8
6  )(
7      input wire          sclr,
8      input wire          sset,
9      input wire          shiftin,
10     input wire          load,
11     input wire [SHIFT_WIDTH-1:0] data,
12     input wire          clock,
13     input wire          enable,
14     input wire          aclr,
15     input wire          aset,
16     output reg          shiftout,
17     output reg [SHIFT_WIDTH-1:0] q
18 );
19
20     always @(posedge clock or posedge aclr or posedge aset) begin
21         if (aclr)
22             q <= {SHIFT_WIDTH{1'b0}} + LOAD_AVALUE;
23         else if (aset)
24             q <= {SHIFT_WIDTH{1'b0}} + LOAD_SVALUE;
25         else if (enable) begin
26             if (sclr)
27                 q <= {SHIFT_WIDTH{1'b0}} + LOAD_AVALUE;
28             else if (sset)
29                 q <= {SHIFT_WIDTH{1'b0}} + LOAD_SVALUE;
30             else if (load)
31                 q <= data;
32             else begin
33                 if (SHIFT_DIRECTION == 0) begin
34                     shiftout <= q[SHIFT_WIDTH-1]; // shift left
35                     q <= {q[SHIFT_WIDTH-2:0], shiftin};
36                 end else begin
37                     shiftout <= q[0]; // shift right
38                     q <= {shiftin, q[SHIFT_WIDTH-1:1]};
39                 end
40             end
41         end
42     end
43 endmodule

```


```

1  module tb_param_shift_reg;
2
3      // Shift direction as numeric constant
4      localparam integer LOAD_AVALUE = 2;
5      localparam integer LOAD_SVALUE = 4;
6      localparam integer SHIFT_WIDTH = 8;
7      localparam integer LEFT = 0;
8      localparam integer RIGHT = 1;
9      localparam integer SHIFT_DIRECTION = LEFT;
10
11     // DUT inputs
12     reg sclr, sset, shiftin, load, clock, enable, aclr, aset;
13     reg [SHIFT_WIDTH-1:0] data;
14
15     // DUT outputs
16     wire shiftout;
17     wire [SHIFT_WIDTH-1:0] q;
18
19     // Instantiate DUT
20     param_shift_reg #(
21         .LOAD_AVALUE(LOAD_AVALUE),
22         .LOAD_SVALUE(LOAD_SVALUE),
23         .SHIFT_DIRECTION(SHIFT_DIRECTION),
24         .SHIFT_WIDTH(SHIFT_WIDTH)
25     ) dut (
26         .sclr(sclr), .sset(sset), .shiftin(shiftin), .load(load),
27         .data(data), .clock(clock), .enable(enable),
28         .aclr(aclr), .aset(aset), .shiftout(shiftout), .q(q)
29     );
30
31     // Clock generation
32     always #5 clock = ~clock;
33
34     // Stimulus
35     initial begin
36         $display("Starting test...");
37         clock = 0;
38         enable = 1;
39         sclr = 0; sset = 0; aclr = 0; aset = 0;
40         load = 0; shiftin = 0; data = 0;
41
42         // 2.1 Async Clear & Set
43         #2 aclr = 1; aset = 1; #10;
44         if (q != LOAD_AVALUE) $display("Error: Async clear failed");
45
46         aclr = 0; aset = 0;
47
48         // 2.2 Async Set
49         aset = 1; #10;
50         if (q != LOAD_SVALUE) $display("Error: Async set failed");
51         aset = 0;
52
53         // 2.3 Sync Clear
54         sclr = 1; sset = 1;
55         repeat(2) begin
56             data = $random;
57             shiftin = $random;
58             load = $random;
59             @(negedge clock);
60             if (q != LOAD_AVALUE) $display("Error: Sync clear failed");
61         end
62         sclr = 0; sset = 0;
63
64         // 2.4 Sync Set
65         sset = 1;
66         repeat(2) begin
67             data = $random;
68             shiftin = $random;
69             load = $random;
70             @(negedge clock);
71             if (q != LOAD_SVALUE) $display("Error: Sync set failed");
72         end
73         sset = 0;
74
75         // 2.5 Load
76         load = 1;
77         data = 8'b10101010;
78         @(negedge clock);
79         if (q != 8'b10101010) $display("Error: Load failed");
80         load = 0;
81
82         // 2.6 Shift (observe waveform manually)
83         repeat(4) begin
84             shiftin = $random;
85             @(negedge clock);
86         end
87
88         $display("Test completed.");
89         $stop;
90     end
91 endmodule

```

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
		async_reset_active_high		Asynchronous reset is active high. Reset aclr, Module...	param_shift_reg	Clock	open	unassign...	2.3.6.2
		async_reset_active_high		Asynchronous reset is active high. Reset aset, Modul...	param_shift_reg	Clock	open	unassign...	2.3.6.2

Question 6





```
1  module SLE (  
2      input wire D,  
3      input wire CLK,  
4      input wire EN,  
5      input wire ALn,  
6      input wire ADn,  
7      input wire SLn,  
8      input wire SD,  
9      input wire LAT,  
10     output reg Q  
11 );  
12  
13 always @(*) begin  
14     if (!ALn)  
15         Q = ADn; // Asynchronous Load (ALn active low)  
16 end  
17  
18 always @(posedge CLK or negedge ALn) begin  
19     if (!ALn)  
20         Q <= ADn; // Async override again in clocked block  
21     else if (LAT) begin // Flip-Flop mode  
22         if (EN) begin  
23             if (!SLn)  
24                 Q <= SD; // Synchronous Load  
25             else  
26                 Q <= D; // Normal data input  
27         end  
28     end  
29 end  
30  
31 always @(*) begin  
32     if (!ALn)  
33         Q = ADn;  
34     else if (!LAT) begin // Latch mode  
35         if (!SLn)  
36             Q = SD;  
37         else  
38             Q = D;  
39     end  
40 end  
41  
42 endmodule
```




```
1  module SLE_tb;
2      reg D, CLK, EN, ALn, ADn, SLn, SD, LAT;
3      wire Q;
4
5      SLE uut (
6          .D(D), .CLK(CLK), .EN(EN), .ALn(ALn),
7          .ADn(ADn), .SLn(SLn), .SD(SD), .LAT(LAT), .Q(Q)
8      );
9
10     initial begin
11         $dumpfile("sle.vcd");
12         $dumpvars(0, SLE_tb);
13
14         // Initialize inputs
15         CLK = 0; D = 0; EN = 0; ALn = 1;
16         ADn = 0; SLn = 1; SD = 0; LAT = 0;
17
18         // Async load first
19         #5 ALn = 0; ADn = 1;
20         #5 ALn = 1;
21
22         // Latch Mode Test
23         LAT = 0;
24         repeat (5) begin
25             {D, EN, SLn, SD} = $random;
26             #5;
27         end
28
29         // Flip-Flop Mode Test
30         LAT = 1;
31         repeat (5) begin
32             {D, EN, SLn, SD} = $random;
33             #5 CLK = 1;
34             #5 CLK = 0;
35         end
36
37         #10 $stop;
38     end
39 endmodule
40
```

D

Q

CLK

EN

ALn

ADn

SLn

SD

LAT

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STA
		inferred_blackbox		Module is inferred as blackbox. Module SLE, File D:/...	SLE	Rtl Design Style	open	unassig...	
		reset_set_non_const_as...		Signal is assigned non-constant value under set/reset ...	SLE	Reset	open	unassig...	

Warning not errors.