


Digital IC Design

Single Cycle RISC-V Processor




Prepared by: Omar Ahmed Abelaty

Introduction

This Project is an implementation to a 32-bit single-cycle micro architecture RISC-V processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. In other words, instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle.


Design Architecture Overview



Main Modules

1-ALU

An Arithmetic/Logical Unit (ALU) combines a variety of mathematical and logical operations into a single unit. For example, a typical ALU might perform addition, subtraction, magnitude comparison, AND, and OR operations. The ALU forms the heart of most computer systems. The 3-bit ALUControl signal specifies the operation. The ALU generates a **32-bit ALUResult**, a **Zero flag** that indicates whether $\text{ALUResult} == 0$, and a **sign flag** that indicates ALU result sign ($\text{ALUResult}[31]$). The following table lists the specified functions that our ALU can perform.




ALUControl	Function
A + B	000
A SHL B	001
A - B	010
A XOR B	100
A SHR B	101
A OR B	110
A AND B	111




```
1  module ALU
2  (
3      input wire [2:0] AluControl ,
4      input wire [31:0] A, B,
5      output reg ZeroFlag, SignFlag,
6      output reg [31:0] ALUResult
7
8  );
9
10 always@(*)
11 begin
12     case(AluControl)
13
14     3'b000 : ALUResult = A + B;
15     3'b001 : ALUResult = A << B[4:0];
16     3'b010 : ALUResult = A - B;
17     3'b100 : ALUResult = A ^ B;
18     3'b101 : ALUResult = A >> B;
19     3'b110 : ALUResult = A | B;
20     3'b111 : ALUResult= A & B;
21     default : ALUResult= 32'b0;
22     endcase
23     ZeroFlag = (ALUResult == 0);
24     SignFlag = ALUResult[31];
25
26 end
27 endmodule
```

No errors or warnings using QuestaLint



RTL Analysis Schematic using Vivado




2-Program Counter

2.1. Program Counter Register

To fetch the instructions from the instruction memory, we need a **pointer** to keep track of the address of the current instruction for this task we use the program counter. The program counter is simply a **32-bit register** that has the address of the current instruction at its output and the address of the next instruction at its input. Firstly, you need to implement this register and then the logic that calculates the address of the next instruction. The program counter has four inputs a **32-bit word** which is the next address, the **clock** signal, **asynchronous reset**, and a **load** signal (always high except for the **HLT** instruction). And have one **32-bit output PC**.


The following truth table describes the behavior of this register.



areset	load	clk	PC
0	x	x	0
1	0	Posedge	PC
1	1	Posedge	PCNext
1	x	Not posedge	PC


2.2. PC next logic

PCSrc	PCNext
0	PC + 4
1	PC + ImmExt




```
1  module Program_Counter
2  (
3      input wire clk,
4      input wire areset,
5      input wire load,
6      input wire PCSrc,
7      input wire [31:0] ImmExt,
8      output reg [31:0] PC
9
10 );
11
12 wire [31:0] pc_next_inst;
13 wire [31:0] pc_branch;
14 wire [31:0] pc;
15 assign pc_next_inst = PC + 4;
16 assign pc_branch = PC + ImmExt;
17 assign pc = (PCSrc) ? pc_branch : pc_next_inst;
18
19
20     always @(posedge clk or negedge areset) begin
21         if (!areset) begin
22             PC <= 32'b0;
23         end else if (load) begin
24             PC <= pc;
25         end
26     end
27
28 endmodule
```

No errors or warnings using QuestaLint




RTL Analysis Schematic using Vivado




3-Instruction Memory

- The instruction memory has a single read port.
- It takes a 32-bit instruction address input, A, and reads the 32-bit data (i.e., instruction) from that address onto the read data output, RD.
- The PC is simply connected to the address input of the instruction memory.
- The instruction memory reads out, or fetches, the 32-bit instruction, labeled Instr.
- Our instruction memory is a Read Only Memory (ROM) that holds the program that your CPU will execute.
- The ROM Memory has width = 32 bits and depth = 64 entries.
- Instructions is read [asynchronously](#).






```
1  module Instruction_Memory
2  (
3      input wire [31:0] A,
4      output [31:0] RD
5  );
6
7
8  reg [31:0] memory [63:0];
9
10 initial begin
11     $readmemh("program.txt", memory);
12 end
13
14 assign RD = memory[A[31:2]];
15 endmodule
```




4-Register File

- The Register File contains the 32-bit registers.
- The register file has two read output ports (RD1 and RD2) and a single input write port (WD3), RD1 and RD2 are read with no respect to the clock edge.
- The register file is read **asynchronously** and written **synchronously** at the rising edge of the clock.
- The register file supports simultaneous read and writes. The register file has width = 32 bits and depth = 32 entries supports simultaneous read and writes.
- The register file has active low asynchronous reset signal.
- A1 is the register address from which the data are read through the output port RD1. Whereas A2 is corresponding to the register address of output port RD2.






```
1  module Register_File #(parameter DATA_WIDTH=32, ADDR_DEPTH=32, ADDR_WIDTH=5)
2  (
3      input wire clk, rst_n, WE3,
4      input wire [ADDR_WIDTH-1:0] A1, A2, A3,
5      input wire [DATA_WIDTH-1:0] WD3,
6      output [DATA_WIDTH-1:0] RD1, RD2
7  );
8
9  reg [DATA_WIDTH-1:0] registers[ADDR_DEPTH-1:0];
10 integer i;
11
12 always @(posedge clk or negedge rst_n) begin
13     if (!rst_n) begin
14         for (i = 0; i < ADDR_DEPTH; i = i+1)
15             registers[i] <= 0;
16     end
17     else if (WE3) begin
18         registers[A3] <= WD3;
19     end
20 end
21
22 assign RD1 = registers[A1];
23 assign RD2 = registers[A2];
24
25 endmodule
```





5-Data Memory

- It has a single read/write port.
- If its write enable, WE, is asserted, then it writes data WD into address A on the rising edge of the clock.
- Its reads are **asynchronous** while writes are **synchronous** to the rising edge of the "clk" signal.
- The Word width of the data memory is 32-bits to match the datapath width. The data memory contains 64 entries.
- RD is read with no respect to the clock edge.
- A is the memory address from which the data are read through the output port RD.






```
1  module Data_Memory #(parameter ADDR_WIDTH = 32 , DATA_WIDTH = 32 , ADDR_DEPTH = 64)
2  (
3    input clk , WE ,
4    input [DATA_WIDTH-1:0] WD,
5    input [ADDR_WIDTH-1:0] A,
6    output [DATA_WIDTH-1:0] RD
7  );
8
9  reg [DATA_WIDTH-1:0] data_mem [ADDR_DEPTH-1:0];
10
11  always @ (posedge clk)
12  begin
13    if (WE)
14      data_mem[A[31:2]] <= WD;
15  end
16
17  assign RD = data_mem[A[31:2]];
18  endmodule
```



6-Control Unit


6.Control Unit

The control unit computes the control signals based on the opcode and funct3, funct7 fields of the instruction, Instr14:12 and Instr30 respectively. Most of the control information comes from the opcode, but R-type instructions and I-type instructions also use the funct3 and funct7 fields to determine the ALU operation. Thus, we will simplify our design by factoring the control unit into two blocks of combinational logic, as shown in the figure below.



ALU Decoder truth table

ALUOP	funct ₃	{op _s , funct ₇ }	ALUcontrol	Instruction
00	XXX	XX	000(add)	lw,sw
01	000	XX	010(sub)	beq
	001	XX	010(sub)	bnq
	100	XX	010(sub)	blt
10	000	00,01,10	000(add)	add
	000	11	010(sub)	subtract
	001	XX	001(shift left)	SHL
	100	XX	100(XOR)	XOR
	101	XX	101(shift right)	SHR
	110	XX	110(OR)	OR
	111	XX	111(AND)	AND
Default	XXX	XX	000	_____



```

1  module Control_Unit (
2      input  wire [6:0] opcode,
3      input  wire func7,
4      input  wire [2:0] func3,
5      input  wire Zero_Flag,
6      input  wire Sign_Flag,
7      output wire [2:0] ALUControl,
8      output wire RegWrite,
9      output wire MemWrite,
10     output wire Branch,
11     output wire ALUSrc,
12     output wire ResultSrc,
13     output wire [1:0] ImmSrc,
14     output wire PCSrc
15 );
16
17
18 wire [1:0] ALUOp_internal;
19
20
21 Main_Decoder main_decoder_inst (
22     .opcode (opcode),
23     .ALUOp  (ALUOp_internal),
24     .Branch (Branch),
25     .ResultSrc (ResultSrc),
26     .MemWrite (MemWrite),
27     .ALUSrc  (ALUSrc),
28     .ImmSrc  (ImmSrc),
29     .RegWrite (RegWrite)
30 );
31
32
33 ALU_Decoder alu_decoder_inst (
34     .opcode (opcode),
35     .func7  (func7),
36     .ALUOP  (ALUOp_internal),
37     .func3  (func3),
38     .ALUControl (ALUControl)
39 );
40
41
42 Branch_Logic branch_logic_inst (
43     .func3 (func3),
44     .Zero_Flag (Zero_Flag),
45     .Sign_Flag (Sign_Flag),
46     .Branch (Branch),
47     .PCSrc (PCSrc)
48 );
49
50 endmodule

```

Design

Search: Type Search...

Instance

Control_Unit (3) Control_Ui

```

1  module Control_Unit (
2      input wire [6:0] opcode,
3      input wire func7,
4      input wire [2:0] func3,
5      input wire Zero_Flag,
6      input wire Sign_Flag,
7      output wire [2:0] ALUControl,
8      output wire RegWrite,
9      output wire MemWrite,
10     output wire Branch,
11     output wire ALUSrc,
12     output wire ResultSrc,
13     output wire [1:0] ImmSrc,
14     output wire PCSrc
15 );
16
17
18     wire [1:0] ALUOp_internal;
19
20
21     Main_Decoder main_decoder_inst (
22         .opcode (opcode),
23         .ALUOp (ALUOp_internal),
24         .Branch (Branch),
25         .ResultSrc (ResultSrc),

```

Flow Navigator

Design

Lint Checks


Filter: Type here

Waved Fixed Pending Unspecified Bug Verified Total: 0 Selected: 0

Lint Summary

(Type Search Text (Press Enter))

Name	Count
------	-------



7- Main Decoder

Opcode	RegWrite	ImmSrc _{1:0}	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp _{1:0}
loadWord = 7'b000_0011	1	00	1	0	1	0	00
storeWord = 7'b010_0011	0	01	1	1	X	0	00
R-Type = 7'b011_0011	1	XX	0	0	0	0	10
I-type = 7'b001_0011	1	00	1	0	0	0	10
Branch- instructions = 7'b1100011	0	10	0	0	X	1	01
Default	0	00	0	0	0	0	0

```

1  module Main_Decoder (
2      input [6:0] opcode,
3      output reg [1:0] ALUOp,
4      output reg Branch,
5      output reg ResultSrc,
6      output reg MemWrite,
7      output reg ALUSrc,
8      output reg [1:0] ImmSrc,
9      output reg RegWrite
10 );
11
12
13 localparam loadWord      = 7'b00000011,
14 storeWord      = 7'b0100011,
15 Rtype      = 7'b0110011,
16 Itype      = 7'b0010011,
17 branch      = 7'b1100011;
18
19 always @(*) begin
20
21     ALUOp      = 2'b00;
22     Branch      = 1'b0;
23     ResultSrc    = 1'b0;
24     MemWrite     = 1'b0;
25     ALUSrc      = 1'b0;
26     ImmSrc      = 2'b00;
27     RegWrite     = 1'b0;
28     case (opcode)
29         loadWord: begin
30             ALUOp = 2'b00;
31             ResultSrc = 1;
32             ALUSrc = 1;
33             ImmSrc = 2'b00;
34             RegWrite = 1;
35             MemWrite = 0;
36             Branch = 0;
37         end
38
39         storeWord: begin
40             ALUOp = 2'b00;
41             Branch = 0;
42             MemWrite = 1;
43             ALUSrc = 1;
44             ImmSrc = 2'b01;
45             RegWrite = 0;
46         end
47
48         Rtype: begin
49             ALUOp = 2'b10;
50             RegWrite = 1;
51             ALUSrc = 0;
52             MemWrite = 0;
53             ResultSrc = 0;
54             Branch = 0;
55         end
56
57         Itype: begin
58             ALUOp = 2'b10;
59             RegWrite = 1;
60             ALUSrc = 1;
61             MemWrite = 0;
62             ResultSrc = 0;
63             ImmSrc = 2'b00;
64             Branch = 0;
65         end
66
67         branch: begin
68             ALUOp = 2'b01;
69             Branch = 1;
70             MemWrite = 0;
71             ALUSrc = 0;
72             ImmSrc = 2'b10;
73             RegWrite = 0;
74         end
75
76         default: begin
77             ALUOp = 2'b00;
78             Branch = 0;
79             ResultSrc = 0;
80             MemWrite = 0;
81             ALUSrc = 0;
82             ImmSrc = 2'b00;
83             RegWrite = 0;
84         end
85     endcase
86 end
87 endmodule

```



```

1  module ALU_Decoder (
2      input wire [6:0] opcode,
3      input wire func7,
4      input wire [1:0] ALUOP,
5      input wire [2:0] func3,
6      output reg [2:0] ALUControl
7  );
8
9
10 localparam ADD = 3'b000,
11             SLL = 3'b001,
12             SUB = 3'b010,
13             XOR = 3'b100,
14             SRL = 3'b101,
15             OR = 3'b110,
16             AND = 3'b111;
17
18 always @(*) begin
19     case (ALUOP)
20         2'b00: ALUControl = ADD;
21         2'b01: ALUControl = SUB;
22         2'b10: begin
23             case (func3)
24                 3'b000: ALUControl = (opcode[5] & func7) ? SUB : ADD;
25                 3'b001: ALUControl = SLL;
26                 3'b100: ALUControl = XOR;
27                 3'b101: ALUControl = SRL;
28                 3'b110: ALUControl = OR;
29                 3'b111: ALUControl = AND;
30                 default: ALUControl = ADD;
31             endcase
32         end
33         default: ALUControl = ADD;
34     endcase
35 end
36 endmodule
37
38 module Branch_Logic (
39     input [2:0] func3,
40     input Zero_Flag,
41     input Sign_Flag,
42     input Branch,
43     output reg PCSrc
44 );
45
46 localparam beq = 3'b000,
47             bne = 3'b001,
48             blt = 3'b100;
49
50 always @(*) begin
51     case (func3)
52         beq : PCSrc = Branch & Zero_Flag ;
53         bne : PCSrc = Branch & ~Zero_Flag;
54         blt : PCSrc = Branch & Sign_Flag;
55         default : PCSrc = 0;
56     endcase
57 end
58 endmodule

```

Design
Search: Type ...
Instance
Mod
ALU_Decoder
ALU

D:/Digital_Design/IEEE_Workshop_25/riscvgithub/Decoders.v [ALU_Decoder]

```

97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
endmodule

module ALU_Decoder (
    input wire [6:0] opcode,
    input wire func7,
    input wire [1:0] ALUOP,
    input wire [2:0] func3,
    output reg [2:0] ALUControl
);

localparam ADD = 3'b000,
        SLL = 3'b001,
        SUB = 3'b010,

```

Lint Summary
(Type Search Text (Press Enter))

Name	Count
------	-------

Lint Checks
Filter: Type here
Waived Fixed Pending Uninspected Bug Verified Total : 0 Selected : 0

New
Search: Type ...
Instance
Mod
Main_Decoder
Main

D:/Digital_Design/IEEE_Workshop_25/riscvgithub/Decoders.v [Main_Decoder]

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
module Main_Decoder (
    input [6:0] opcode,
    output reg [1:0] ALUOp,
    output reg Branch,
    output reg ResultsSrc,
    output reg MemWrite,
    output reg ALUSrc,
    output reg [1:0] ImmSrc,
    output reg RegWrite
);

// Opcode constants
localparam loadWord = 7'b0000011,
        storeWord = 7'b0100011,
        Rtype = 7'b0110011,
        Itype = 7'b0010011,

```

Lint Summary
(Type Search Text (Press Enter))

Name	Count
------	-------

Lint Checks
Filter: Type here
Waived Fixed Pending Uninspected Bug Verified Total : 0 Selected : 0

Design
Search: Type ...
Instance
Mod
Branch_Logic
Bran

D:/Digital_Design/IEEE_Workshop_25/riscvgithub/Decoders.v [Branch_Logic]

```

134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
endcase
end
endmodule

module Branch_Logic (
    input [2:0] func3,
    input Zero_Flag,
    input Sign_Flag,
    input Branch,
    output reg PCSrc
);


localparam beq = 3'b000,
        bne = 3'b001,
        blt = 3'b100;

```

Lint Summary
(Type Search Text (Press Enter))


Name	Count
------	-------

Lint Checks
Filter: Type here
Waived Fixed Pending Uninspected Bug Verified Total : 0 Selected : 0



Small Modules

1-Sign Extender



Sign extension simply copies the sign bit (most significant bit) of a short input (16 bits) into all the upper bits of the longer output (32 bits).



```
1  module Sign_Extender
2  (
3      input wire [31:0] Inst,
4      input wire [1:0] ImmSrc,
5      output reg [31:0] ImmExt
6  );
7
8  always @(*) begin
9      case (ImmSrc)
10         2'b00: ImmExt = {{20{Inst[31]}}, Inst[31:20]};
11         2'b01: ImmExt = {{20{Inst[31]}}, Inst[31:25], Inst[11:7]};
12         2'b10: ImmExt = {{20{Inst[31]}}, Inst[7], Inst[30:25], Inst[11:8], 1'b0};
13         default: ImmExt = 32'b0;
14     endcase
15 end
16 endmodule
```

Design

Search: Type ...

Instance Mod

Sign_Extender Sign

Flow Na... D...

```

1 module Sign_Extender
2 (
3     input wire [31:0] Inst,
4     input wire [1:0] ImmSrc,
5     output reg [31:0] ImmExt
6 );
7
8 always @(*) begin
9     case (ImmSrc)
10        2'b00: ImmExt = {{20{Inst[31]}}, Inst[31:20]};
11        2'b01: ImmExt = {{20{Inst[31]}}, Inst[31:25]};
12        2'b10: ImmExt = {{20{Inst[31]}}, Inst[7], Inst[31:7]};
13        default: ImmExt = 32'b0;
14    endcase
15 end
16 endmodule

```

Lint Summary


(Type Search Text (Press Enter))

Name	Count
------	-------

Lint Checks

Filter: Type here

Waived Fixed Pending Uninspected Bug Verified Total : 0 Selected : 0











Top Module

```
1  module TOP_MODULE
2  (
3      input clk,
4      input areset
5  );
6
7
8  wire [31:0] PC, SrcA, SrcB, ALUResult, ImmExt, Inst, WriteData, ReadData, Result;
9  wire [2:0] AluControl;
10 wire [1:0] ImmSrc;
11 wire zeroFlag, signFlag, PCSrc, ALUSrc, RegWrite, ResultSrc, MemWrite, load;
12
13 Program_Counter PC_TOP
14 (
15     .clk(clk),
16     .areset(areset),
17     .load(1'b1),
18     .PCSrc(PCSrc),
19     .ImmExt(ImmExt),
20     .PC(PC)
21 );
22
23
24 Instruction_Memory Instruction_Memory_TOP
25 (
26     .A(PC),
27     .RD(Inst)
28 );
29
30
31 Control_Unit Control_Unit_TOP
32 (
33     .opcode(Inst[6:0]),
34     .func7(Inst[30]),
35     .func3(Inst[14:12]),
36     .Zero_Flag(zeroFlag),
37     .Sign_Flag(signFlag),
38     .ALUControl(AluControl),
39     .RegWrite(RegWrite),
40     .MemWrite(MemWrite),
41     .PCSrc(PCSrc),
42     .ALUSrc(ALUSrc),
43     .ResultSrc(ResultSrc),
44     .ImmSrc(ImmSrc)
45 );
```


```

1  Register_File Register_File_TOP
2  (
3      .clk(clk),
4      .rst_n(areset),
5      .WE3(RegWrite),
6      .A1(Inst[19:15]),
7      .A2(Inst[24:20]),
8      .A3(Inst[11:7]),
9      .WD3(Result),
10     .RD1(SrcA),
11     .RD2(WriteData)
12 );
13
14
15 ALU ALU_TOP
16 (
17     .AluControl(AluControl),
18     .A(SrcA),
19     .B(SrcB),
20     .ZeroFlag(zeroFlag),
21     .SignFlag(signFlag),
22     .ALUResult(ALUResult)
23 );
24
25
26 Data_Memory Data_Memory_TOP
27 (
28     .clk(clk),
29     .WE(MemWrite),
30     .WD(WriteData),
31     .A(ALUResult),
32     .RD(ReadData)
33 );
34
35
36 Sign_Extender Sign_Extender_TOP
37 (
38     .ImmSrc(ImmSrc),
39     .Inst(Inst),
40     .ImmExt(ImmExt)
41 );
42
43 assign SrcB = ALUSrc ? ImmExt : WriteData ;
44 assign Result = ResultSrc ? ReadData : ALUResult ;
45
46 endmodule


```



Program.text for verification to my design



Simulation Results from QuestaSim



These results are expected as Fibomichi series

