Computer Organization and Architecture

X86 Assembly

Content

Agenda



The 8086 Processor


Assembly Programming


Program Segments


Exercises

There are several improvements of the 8086 processor from the previous generation:


- The processor cand address 1 megabyte of memory.
- It is a 16-bit micro-processor. Meaning that the processor can work on 16-bits of data at a time.
 - All registers are 16 bits wide and there is a 16-bit data bus to transfer data in and out of the CPU.
- The 8086 was a pipelined processor. Pipelined means that the processor can process information at the same time the buses are busy transferring data.
 - Thereby increasing the effective processing power of the microprocessor.







• The idea of pipelining in its simplest form is to allow the CPU to fetch and execute at the same time.



- In the CPU, registers are used to store information temporarily.
- The registers of the 8088/86 fall into the six categories.

the use of registers will be described in the context of instructions and their application in a given program.


Registers inside 8088/8086

Category	Registers	8-bit Name	16-bit Name		
General-Purpose	AX – accumulator	AH - AL	AX		
	■ BX – base	BH – BL	BX		
	CX - loop counter	CH – CL	CX		
	DX – data	DH – DL	DX		
Pointer	■ SP – stack pointer	-	SP		
	■ BP – base pointer	-	BP		
Index	■ SI – source index	-	SI		
	■ DI – destination index	_	DI		
Segment	■ CS – code segment	÷	CS		
	■ DS – data segment	-	DS		
	SS – stack segment		SS		
	■ ES – extra segment	=	ES		
instruction	■ IP – instruction pointer	-	IP		
Flag	■ FLAGS	-	FR		

- The general-purpose registers in 8086 microprocessors can be accessed as either 16-bit or 8-bit registers.
- All other registers are accessed only as the full 16 bits.

- In the 8088/86, data types are either 8 or 16 bits.
 - To access 12-bit data a 16-bit register must be used with the highest 4 bits set to 0.
- The bits of a register are numbered in descending order.

8-bit register:								D7	D6	D5	D4	D3	D2	D1	D0
16-bit register:	D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



Content

Agenda

The 8086 Processor




Assembly Programming

Program Segments

Exercises

- Assembly language is
 - a symbolic language to represent machine code.
 - o converted to a machine code via Assembler.
 - a low-level language, as it deals directly with the internal structures of the CPU.
- To program in Assembly language, the programmer must know the number of registers and their size and details of the CPU.



MOV instruction

- Copies data from one location to another.
- Syntax: MOV [destination], [source]
- Example: using 8-bit registers

```
org 100h ;start location of the machine code in memory

mov cl, 55h ;copy the 55 hex value to register cl
mov dl, cl ;copy from cl to dl
mov ah, dl ;copy from dl to ah
mov al, ah ;copy from ah to al
mov bh, cl ;copy from cl to bh
mov ch, bh ;copy from bh to ch

ret
```

MOV instruction


• Example: using 16-bit registers

```
org 100h
                  ;move 468FH into CX (now CH=46,CL=8F)
mov cx, 468FH
                  ;copy contents of CX to AX (now AX=CX=468FH)
mov ax, cx
mov dx, ax
                  ;copy contents of AX to DX (now DX=AX=468FH)
mov bx, dx
                  ;copy contents of DX to BX (now BX=DX=468FH)
mov di, bx
                  ;now DI=BX=468FH
mov si, di
                  ;now SI=DI=468FH
mov ds, si
                  ;now DS=SI=468FH
mov bp, di
                  ;now BP=DI=468FH
ret
```

MOV instruction

- In the 8086, data can be moved among all the registers except the flag register.
 - The Flag register is a Special Purpose Register which shows the status of the task.
- If source and destination registers have different sizes, the emulator gives error.
 - \circ In the example, di is 16-bits, while cl is 8-bits.

mov di, 468FH mov cl, di



ADD instruction

• Add the hexadecimal numbers 34EH + 6A5H = 9F3H. $\circ H$ for hex.

```
org 100

MOV AX, 34EH ;move 34EH into AX

MOV DX, 6A5H ;move 6A5H into DX

ADD DX, AX ;add AX to DX: DX = DX + AX

ret
```

Content

Agenda

The 8086 Processor

Assembly Programming



Program Segments

Exercises

A segment is an area of memory that includes up to 64K bytes.

- An Assembly language program consists of at four segments:
 - o a code segment, contains the Assembly language instructions that perform the tasks
 - o a data segment, stores information (data) that needs to be processed by the instructions in the code segment.
 - o a stack segment, stores information temporarily.
 - o an extra segment, an auxiliary data segment.

In the 8086 processor, there are three types of addresses:

- The *physical address*, is the 20-bit address that is actually put on the address pins of the microprocessor and decoded by the memory interfacing circuitry.
 - This address can have a range of 00000H to FFFFFH.
 - This is an actual physical location in RAM or ROM.
- The offset address, is a location within a 64K-byte segment range.
 - Used to access locations within memory.
 - o ranges from 0000H to FFFFH.
- The logical address, consists of a segment value and an offset address.

• The 8086 fetches the instructions (opcodes and operands) from the code segment.

• The 8086 fetches the instructions (opcodes and operands) from the code segment.

The <u>logical address</u> of an instruction consists of a code segment and an instruction pointer.

The IP contains the offset address.

- The 8086 fetches the instructions (opcodes and operands) from the code segment.
- The <u>logical address</u> of an instruction consists of a code segment and an instruction pointer.
 - The IP contains the offset address.
- The physical address for the location of the instruction is generated by
 - o shifting the CS left one hex digit

 The 8086 fetches the instructions (opcodes and operands) from the code segment.


The <u>logical address</u> of an instruction consists of a code segment and an instruction pointer.

The IP contains the offset address.


• The physical address for the location of the instruction is generated by

o shifting the CS left one hex digit


Add it to the IP




- The 8086 fetches the instructions (opcodes and operands) from the code segment.
- The <u>logical address</u> of an instruction consists of a code segment and an instruction pointer.
 - The IP contains the offset address.
- The physical address for the location of the instruction is generated by
 - o shifting the CS left one hex digit
 - Add it to the IP
 - The resulting 20-bit address is the physical address



- In memory, data is stored as bytes.
- Each byte has a specific address.
- Intel 8086 has 20 lines address bus.
- With 20 address lines, the memory that can be addressed is 2^{20} bytes = 1 MB.
- 8086 can access memory with address ranges from 00000H to FFFFH (4 bits * 5 hex).
- We shift one hex because the segment registers (16 bits) cannot store 20 bits.





Content

Agenda

The 8086 Processor

Assembly Programming

Program Segments



Exercises

Exercises

• Add the numbers 5+6

```
org 100h

mov al, 5 ;AL=5
add al, 6 ;AL=11=B

ret
```

• Add the numbers 8 + -3

```
org 100h

mov al, 8 ;AL=8
add al, -3 ;AL=5

ret
```

Exercises

• Subtract the numbers: 13 – 10

```
org 100h

mov al, 13 ;AL=D
sub al, 10 ;AL=3

ret
```

- Or use HEX.
 - Note that, if we delete the leading 0, it will be considered the DH register.
 - The H is for hex.

```
org 100h

mov al, 0DH ;AL=D sub al, 0AH ;AL=3

ret
```

Exercises

- Logical XOR (Exclusive OR) between all bits of two operands.
- These rules apply:
 - 1 XOR 1 = 0
 - \circ 1 XOR 0 = 1
 - 0 O XOR 1 = 1
 - 0 O XOR 0 = 0
- 7 XOR 2 = 5 ○ "b" for binary.

```
org 100h

mov dl, 00000111b ;DL=7

xor dl, 00000010b ;DL=00000101b = 5

ret
```

TASK

- Apply the following instructions for the numbers 99 and 18. What is the final output in which register?

 - \circ OR
- Write the program: 9 xor 15, then move the result to lower 8-bits of the accumulator, then add 5, then move the result to lower 8-bits of the CX.

To see the instruction set:

