| Project Plan | | | |
|--|--|--|---|
| Task | Description | Deliverables | Time Frame |
| Read papers about DCSK and the underlying systems. | Read as much as necessary. | | 10 and 11 Nov. |
| System Architecture Phase. | Designing the architecture of the whole system. a. Main modules. b. High-level connectivity. c. Different clock domains (if any). A number of (basic) test scenarios. | Add to report: system architecture. Add to report: system modelling. Add to presentation: system architecture. Add to presentation: system modelling. | 12 th , 13 th , 14 th , and 15 th of Nov. |
| System Implementation Phase. | Describing each module on its own: 1. Ports. 2. Main functionality. 3. Block diagram. 4. Timing diagrams. | Add to report: module architecture. | 16 th and 17 th of Nov. |
| Module level RTL implementation and testing. | Implement all the modules as described in the previous steps. Unit testing of each module. | RTL code of each module | 18 th , 19 th , and 20 th of Nov. |
| System integration and testing. | Integrating all the modules with the rest of the system. System tests. | Add to report: system testing. Add to presentation: system testing. | 21st, 22nd, and 23rd of Nov. |
| Synthesis. | Solve all problems (if any). | Add to report: synthesis results. Add to presentation: synthesis results. | 24 th , and 25 th of Nov. |
| Photo-Session Day | Video day! | The 15 min video. | 26 th of Nov. |

Deliverables

- 1. SystemVerilog RTL microarchitecture code.
- 2. Unit and integration tests.
- 3. FPGA end-to-end tests.
- 4. A report discussing everything from start to finish.
 - a. Proposed architecture.
 - b. Implementation details.
 - c. Synthesis results.
 - d. Whatever we see fit.
- 5. A presentation that summarizes the report.
- 6. A 15 min video where all team members talk about the project.