

Project Plan			
Task	Description	Deliverables	Time Frame
Read papers about DCSK and the underlying systems.	Read as much as necessary.	---	10 and 11 Nov.
System Architecture Phase.	<ol style="list-style-type: none"> Designing the architecture of the whole system. <ol style="list-style-type: none"> Main modules. High-level connectivity. Different clock domains (if any). A number of (basic) test scenarios. 	<ol style="list-style-type: none"> Add to report: system architecture. Add to report: system modelling. Add to presentation: system architecture. Add to presentation: system modelling. 	12 th , 13 th , 14 th , and 15 th of Nov.
System Implementation Phase.	Describing each module on its own: <ol style="list-style-type: none"> Ports. Main functionality. Block diagram. Timing diagrams. 	Add to report: module architecture.	16 th and 17 th of Nov.
Module level RTL implementation and testing.	<ol style="list-style-type: none"> Implement all the modules as described in the previous steps. Unit testing of each module. 	RTL code of each module	18 th , 19 th , and 20 th of Nov.
System integration and testing.	<ol style="list-style-type: none"> Integrating all the modules with the rest of the system. System tests. 	<ol style="list-style-type: none"> Add to report: system testing. Add to presentation: system testing. 	21 st , 22 nd , and 23 rd of Nov.
Synthesis.	Solve all problems (if any).	<ol style="list-style-type: none"> Add to report: synthesis results. Add to presentation: synthesis results. 	24 th , and 25 th of Nov.
Photo-Session Day	Video day!	The 15 min video.	26 th of Nov.

Deliverables

- SystemVerilog RTL microarchitecture code.
- Unit and integration tests.
- FPGA end-to-end tests.
- A report discussing everything from start to finish.
 - Proposed architecture.
 - Implementation details.
 - Synthesis results.
 - Whatever we see fit.
- A presentation that summarizes the report.
- A 15 min video where all team members talk about the project.