

Data-sheet

Omar Amer

August 2021

0.1 General Description

RISC-Like pipelined general purpose processor with dedicated graphics and sound units with 8 32-bit registers and 128 Mb of ram with integrated VGA support and ICSP, programmed using custom, feature rich assembly.

0.1.1 Ports

Name	Width	Description
Input	32-bit	User input port
Output	32-bit	Output port
CLK	1-bit	Clock
RST	1-bit	Asynchronous reset

0.1.2 Registers

Register	Description
AX	Accumulator Register
BX	Base Register
CX	Counter Register
DX	Data Register
GX	Graphics Register
EX	Extra Register
EY	Extra Register
EZ	Extra Register

0.2 Instruction Set

Instruction	Description
NOP	No operation
MOV dst, src/imm	Moves data from src/imm to dst
NOT reg	Bit-wise NOT
AND dst, src/imm	Bit-wise AND, result stored in dst.
OR dst, src/imm	Bit-wise OR, result stored in dst
XOR dst, src/imm	Bit-wise XOR, result stored in dst
XNOR dst, src/imm	Bit-wise XNOR, result stored in dst
NOR dst, src/imm	Bit-wise NOR, result stored in dst
NAND dst, src/imm	Bit-wise NAND, result stored in dst
SLL reg, imm	Logical shift LEFT, shifts reg content by imm .
SRL reg, imm	Logical shift RIGHT, shifts reg content by imm .
INC reg	Increment reg
DEC reg	Decrement reg
OUT reg/imm	Output lower 8-bits of reg on port
IN reg	Take input from port and place data into reg
ADD dst, src/imm	ADD src/imm + dst, result stored in dst
SUB dst, src/imm	SUB dst - src/imm, result stored in dst
MUL dst, src/imm	MUL src/imm * dst, result stored in EX:EY
DIV dst, src	DIV dst/src, result stored in dst
PUSH reg/imm	Push reg/imm onto stack
POP reg	Pops stack top into reg
CMP reg1, reg2	Performs reg1 - reg2, without changing register values
JMP [addr]	Unconditional jump to [addr]
JZ [addr]	Jump if zero flag = 1 to [addr]
JNZ [addr]	Jump if zero flag = 0 to [addr]
JEQ [addr]	Jump if <i>equal</i> , i.e: zero flag = 1 to [addr]
JNEQ [addr]	Jump if <i>not equal</i> , i.e: zero flag = 0 to [addr]
JG [addr]	Jump if <i>greater than</i> , i.e: sign flag = 0 & zero flag = 0 to [addr]
JL [addr]	Jump if <i>less than</i> , i.e: sign flag = 1 zero flag = 0 to [addr]
JGE [addr]	Jump if <i>greater than or equal</i> , i.e: sign flag = 0 or zero flag = 1 to [addr]
JLE [addr]	Jump if <i>less than or equal</i> , i.e: sign flag = 1 or zero flag = 1 to [addr]
LD reg, [addr]	Load data from memory [addr] to reg
ST reg, [addr]	Store data to memory [addr] from reg
GRA	?????
SND	?????

0.2.1 Instruction Word

Type A Instructions (One / Zero Operand)

By hex instruction, we mean the full range of possible operand combinations for the given op code. for example, the op code *31* means **PUSH BX**, *30* means **PUSH AX**, and *3F* means **PUSH EZ**

<i>Instruction</i>	<i>OP Code (binary)</i>	<i>reg</i>	<i>Hex Instruction</i>
<i>NOP</i>	<i>000000</i>	<i>(000:111)</i>	<i>00:07</i>
<i>NOT reg</i>	<i>000001</i>		<i>08:0F</i>
<i>INC reg</i>	<i>000010</i>		<i>10:17</i>
<i>DEC reg</i>	<i>000011</i>		<i>18:1F</i>
<i>IN reg</i>	<i>000100</i>		<i>20:27</i>
<i>OUT reg</i>	<i>000101</i>		<i>28:2F</i>
<i>PUSH reg</i>	<i>000110</i>		<i>30:37</i>
<i>POP reg</i>	<i>000111</i>		<i>38:3F</i>

Type B Instructions

<i>Instruction</i>	<i>OP Code</i>	<i>Operand 1</i>	<i>Operand 2</i>	<i>Hex Instruction</i>
<i>MOV dst, src</i>	<i>001000</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>200:23F</i>
<i>UNUSED</i>	<i>001001</i>			
<i>CMP reg1, reg2</i>	<i>001010</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>280:2BF</i>
<i>AND dst, src</i>	<i>001011</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>2CO:2FF</i>
<i>OR dst, src</i>	<i>001100</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>300:33F</i>
<i>XOR dst, src</i>	<i>001101</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>340:37F</i>
<i>XNOR dst, src</i>	<i>001110</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>380:3BF</i>
<i>NOR dst, src</i>	<i>001111</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>3CO:3FF</i>
<i>NAND dst, src</i>	<i>010000</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>400:43F</i>
<i>ADD dst, src</i>	<i>010001</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>440:47F</i>
<i>SUB dst, src</i>	<i>010010</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>480:4BF</i>
<i>MUL dst, src</i>	<i>010011</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>4CO:4FF</i>
<i>DIV dst, src</i>	<i>010100</i>	<i>(000:111)</i>	<i>(000:111)</i>	<i>500:53F</i>

Type C Instructions

<i>Instruction</i>	<i>OP Code</i>	<i>Operand 1</i>	<i>Operand 2</i>	<i>Hex Instruction</i>
<i>MOV reg, imm32</i>	<i>010101</i>	<i>(000:111)</i>	<i>32-bit immediate</i>	
<i>CMP reg, imm32</i>	<i>010110</i>	<i>(000:111)</i>		
<i>AND reg, imm32</i>	<i>010111</i>	<i>(000:111)</i>		
<i>OR reg, imm32</i>	<i>011000</i>	<i>(000:111)</i>		
<i>XOR reg, imm32</i>	<i>011001</i>	<i>(000:111)</i>		
<i>XNOR reg, imm32</i>	<i>011010</i>	<i>(000:111)</i>		
<i>NOR reg, imm32</i>	<i>011011</i>	<i>(000:111)</i>		
<i>NAND reg, imm32</i>	<i>011100</i>	<i>(000:111)</i>		
<i>SLL reg, imm5</i>	<i>011101</i>	<i>(000:111)</i>	<i>5-bit immediate</i>	
<i>SRL reg, imm5</i>	<i>011110</i>	<i>(000:111)</i>		
<i>ADD reg, imm32</i>	<i>011111</i>	<i>(000:111)</i>	<i>32-bit immediate</i>	
<i>SUB reg, imm32</i>	<i>100000</i>	<i>(000:111)</i>		
<i>MUL reg, imm32</i>	<i>100001</i>	<i>(000:111)</i>		
<i>DIV reg, imm32</i>	<i>100010</i>	<i>(000:111)</i>		
<i>LD reg, imm11</i>	<i>110000</i>	<i>(000:111)</i>	<i>11-bit immediate</i>	
<i>ST reg, imm11</i>	<i>110001</i>	<i>(000:111)</i>	<i>11-bit immediate</i>	

Type D Instructions

<i>Instruction</i>	<i>OP Code</i>	<i>Operand 1</i>
<i>OUT imm32</i>	<i>100011</i>	<i>32-bit immediate</i>
<i>PUSH imm32</i>	<i>100100</i>	
<i>JMP imm16</i>	<i>100101</i>	<i>16-bit immediate</i>
<i>JZ imm16</i>	<i>100110</i>	
<i>JNZ imm16</i>	<i>100111</i>	
<i>JEQ imm16</i>	<i>101000</i>	
<i>JNEQ imm16</i>	<i>101001</i>	
<i>JG imm16</i>	<i>101010</i>	
<i>JL imm16</i>	<i>101011</i>	
<i>JGE imm16</i>	<i>101100</i>	
<i>JLE imm16</i>	<i>101101</i>	

Type X Instructions

<i>Instruction</i>	<i>OP Code</i>
<i>GRA</i>	<i>101110</i>
<i>SND</i>	<i>101111</i>

Instruction Size

Type	OP Code	Operand 1	Operand 2
Type A	6 bits	3 bits	—
Type B		3 bits	3 bits
Type C		3 bits	32 bits
Type D		32 bits	—
Type X			

0.3 Language Rules

The VP uses a custom variant of assembly language called chasm. its rules are shown below:

- *Chasm is case-insensitive.*
- *Each line of code consists of a either:*
 - *a mnemonic*
 - *a mnemonic followed by a single operand*
 - *a mnemonic followed by an operand, a colon “:”, and another operand.*
- *The first operand is always a register.*
- *All numbers must begin with a 0?, where ? corresponds to the base of the number, for example, 0x53A is hex 53A, 0d123 is decimal 123, and 0b11011 is binary 11011.*
- *An instruction must have one space after the mnemonic, and one space after the colon (if applicable)*