

# vonNeumann RISC Processor CMPN301

[GitHub](#)

## Phase1 Requirement: Report Containing:

- Instruction format of your design
  - Opcode of each instruction
  - Instruction bits details
- Schematic diagram of the processor with data flow details.
  - ALU / Registers / Memory Blocks
  - Dataflow Interconnections between Blocks & its sizes
  - Control Unit detailed design
- Pipeline stages design
  - Pipeline registers details (Size, Input, Connection, ...)
  - Pipeline hazards and your solution including
    - Data Forwarding
    - Static Branch Prediction

## Phase 1 Due Date

- Deliver a softcopy on blackboard.
- **Week 9, Sunday 16th of May 2021 at 9 am.** The discussion time will be announced prior to the delivery.

|  |       |
|--|-------|
| <ul style="list-style-type: none"><li>• Opcode of 7 instructions: (From NOP to OUT rdst)</li><li>• Schematic of control unit</li><li>• Solution of structural hazards</li></ul>  | ياسر  |
| <ul style="list-style-type: none"><li>• Opcode of 7 instructions: (From IN Rdst to Or Rsrc, Rdst)</li><li>• Schematics of registers and memory blocks</li><li>• Solution of control hazards</li><li>• Instruction bit details</li></ul>                          | سيف   |
| <ul style="list-style-type: none"><li>• Opcode of 7 instructions: (From SHL Rsrc, Imm to Or Rsrc, Rdst)</li><li>• Schematic of ALU</li><li>• Solution of data hazards</li></ul>  | أندرو |
| <ul style="list-style-type: none"><li>• Opcode of 7 instructions: (From JZ rdst to last instruction)</li><li>• Schematic of dataflow interconnections between blocks and it's size</li><li>• Pipeline registers details (Size, Input, Connection, ...)</li></ul> | عامر  |