Project verfication

FIFO

Name:

Omar mohammed badr


Test plan:

- * test the read and write operations of the fifo
- * test the output flags under different inputs

Randomization constrains:


- * randomize the wr_en and rd_en with more probability to the write than the read operation .
- * randomization the data input with probability for bus of 1's and 0's and random values.

General overview




FIFO IS BUGGY at the read operation almost nothing works correctly and even all assertions fire at any read operation


Note the write counter is 0 after 5000 iteration so the write operations works correctly .



Almost full is delayed by 1 clock cycle



- all about the assertions like I said it fires mainly at the read operations





The coverage report which is not good due to bugs

OVERGROUP COVERAGE:						
		M	C1	P		
overgroup		Metric	Goal	Bins	Statu	5
TYPE /FIFO_pkg/FIFO_CLASS/CovCode		0.00%	100	-	ZERO	
covered/total bins:		0				
missing/total bins:		2	2	: -		
% Hit:		0.00%	100	_		
Coverpoint data_in_cp		0.00%			ZERO	
covered/total bins:		0				
missing/total bins:		2				
% Hit:		0.00%	100	-		
bin max		0	1	1. 1.	ZERO	
bin zero		0		_		
default bin others		0		-	ZERO	
TOTAL COVERGROUP COVERAGE: 0.00% CO	VERGROUP	TYPES: 1				
ASSERTION RESULTS:						
Name File(Line)		Failure	Pass			
A decrease and a second a second and a second a second and a second a second and a second and a second and a		Count	Count			
/top_FIFO/TB/#ublk#182146242#12/imme						
TESTBENCH.sv(14		0	1			
=== Design Unit: work.FIFO_pkg		me: 0:00:00				
=== Design Unit: work.FIFO_pkg						
=== Design Unit: work.FIFO_pkg Covergroup Coverage:						
=== Design Unit: work.FIFO_pkg Covergroup Coverage:				• • • • • • • • • • • • • • • • • • •		
=== Design Unit: work.FIFO pkg Covergroup Coverage: Covergroups Coverpoints/Crosses	1 1	na na	0.00	8 a		
=== Design Unit: work.FIFO pkg Covergroup Coverage: Covergroups Coverpoints/Crosses		na na		e a		
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroups Covergroup Bins	1 1	na na na na 0 2	0.00 n 0.00	% a % Goal	Bins	Status
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Coverpoints/Crosses Covergroup Bins Covergroup	1 1 2	na na na na 0 2 Met	0.00 n 0.00	Goal		
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Coverpoints/Crosses Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric	Goal	Bins	
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric	Goal 100 2		
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod covered/total bins: missing/total bins:	1 1 2	na na na na na 0 2 Met	0.000 n 0.000 ric	Goal 100 2 2		
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod covered/total bins: missing/total bins: % Hit:	1 1 2	na na na na na 0 2 Met	0.00 n 0.00 ric	Goal 100 2 2 100	-	ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod covered/total bins: missing/total bins: % Hit: Coverpoint data_in_cp	1 1 2	na na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2	Goal 100 2 2 100 100		
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod covered/total bins: insing/total bins: it: Coverpoint data_in_cp covered/total bins:	1 1 2	na na na na na 0 2 Met	0.00 n 0.00 ric 00% 0	Goal 100 2 2 100 100 2 2	-	ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 00% 00%	Goal 100 2 2 100 100 2 2 2 2 2 2 2 2 2 2 2	-	ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 00% 00% 00%	Goal 100 2 2 100 100 2 2 100 100 2 2 100		ZERO ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n. 0.00 ric 00% 0 2 00% 00% 0 2	Goal 100 2 2 100 100 2 2 100 100 1		ZERO ZERO ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCod covered/total bins: missing/total bins: % Hit: Coverpoint data_in_cp covered/total bins: missing/total bins: missing/total bins: missing/total bins: bin max bin zero	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 00% 00% 0 2	Goal 100 2 2 100 100 2 2 100 100 2 2 100		ZERO ZERO ZERO ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n. 0.00 ric 00% 0 2 00% 00% 0 2	Goal 100 2 2 100 100 2 2 100 100 1		ZERO ZERO ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 00% 00% 0 2	Goal 100 2 2 100 100 2 2 100 100 1		ZERO ZERO ZERO ZERO
=== Design Unit: work.FIFO_pkg Covergroup Coverage:	1 1 2	na na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 2 00% 0 2 00% 0 0	Goal 100 2 2 100 100 2 2 100 1 1 1		ZERO ZERO ZERO ZERO ZERO ZERO
Covergroup Coverage: Covergroups Covergroup Bins Covergroup TYPE /FIFO_pkg/FIFO_CLASS/CovCode covered/total bins: missing/total bins: covered/total bins: missing/total bins: default bin others COVERGROUP COVERAGE:	1 1 2	na na na na na 0 2 Met	0.00 n 0.00 ric 00% 0 2 2 00% 0 2 00% 0 0	Goal 100 2 2 100 100 2 2 100 100 1		ZERO ZERO ZERO ZERO ZERO ZERO

```
# -----Toggle Details------
# Toggle Coverage for instance /top_FIFO/TB --
                                                        Node
                                                                  1H->OL OL->1H "Coverage"
                                                   error read[0-9]
                                                                       1
                                                                                              100.00
                                            error read[10]
                                                                                    0 0.00
0 0.00
1 100.00
1 50.00
                                         error_read[11-31]
                                         error_write[0-31]
# Total Node Count =
                                    96
                                    22
# Toggled Node Count =
                                    74
# Untoggled Node Count =
                                23.95% (46 of 192 bins)
# Toggle Coverage
# === Instance: /FIFO pkg
# === Design Unit: work.FIFO pkg
                                  // testing write operation
                                  if(f_if.wr_en && (f_if.queue_fifo.size() <= FIFO_DEPTH)) begin
   60
                                  if (f_if.data_in != f_if.queue_fifo[$])begin
                        ***0***
   61
             1
                                   $display("error message in write operation %t :data in = %h, last item in queue = %h", $time ,f if.data in,f if.queue fifo[$]);
    62
             1
                         ***0***
                                   error_write++ ;
    64
    65
                                  // testing read operation
                                 else if (f_if.rd_en && (f_if.queue_fifo.size() != 0))begin
                                  if (f_if.data_out != f_if.data_out_golden) begin
                          1305
                                $display("error message in read operation %t :data_out_design = %h, data_out_golden = %h",$time ,f_if.data_out ,f_if.data_out_golden);
                           1305
    69
                                 error read++ ;
                          Hits Misses Coverage
                                 146 23.95%
    Toggles
                      192
                            46
   -----Focused Condition View-----
          67 Item 1 (f_if.data_out != f_if.data_out_golden)
  Condition totals: 1 of 1 input term covered = 100.00%
                             Input Term Covered Reason for no coverage Hint
    (f_if.data_out != f_if.data_out_golden)
                Hits FEC Target
                                                           Non-masking condition(s)
    Row 1: 1 (f_if.data_out != f_if.data_out_golden)_0 -
Row 2: 1 (f_if.data_out != f_if.data_out_golden)_1 -
 # Statement Coverage:
      Enabled Coverage
                                Bins
                                       Hits Misses Coverage
                                 26
                                                  2 92.30%
      Statements
   # Statement Coverage for instance /top_FIFO/TB --
  # NOTE: The modification timestamp for source file 'TESTBENCH.sv' has been altered since compilation.
      Line
                 Item
                                       Count. Source
```

```
# Row 4: 1 (f_if.queue_fifo.size() < FIFO_DEPTH) 1 f_if.wr_en
 # -----Focused Condition View------
 # Line 60 Item 1 (f_if.data_in != f_if.queue_fifo[$])
 # Condition totals: 0 of 1 input term covered = 0.00%
                              Input Term Covered Reason for no coverage Hint
                              (f_if.data_in != f_if.queue_fifo[$]) N '_l' not hit
                                                                            Hit ' 1'
      Rows: Hits FEC Target
                                                                Non-masking condition(s)
    Row 1: 1 (f_if.data_in != f_if.queue_fifo[$])_0 -
Row 2: ***0*** (f_if.data_in != f_if.queue_fifo[$])_1 -
       -----Focused Condition View------
  Line 66 Item 1 (f_if.rd_en && (f_if.queue_fifo.size() != 0))
 # Condition totals: 1 of 2 input terms covered = 50.00%
                       Input Term Covered Reason for no coverage Hint
    f_if.rd_en Y
(f_if.queue_fifo.size() != 0) N '_0' not hit
                                                                     Hit ' 0'
                Hits FEC Target
                                                         Non-masking condition(s)
    Row 1: 1 f_if.rd_en_0 -
Row 2: 1 f_if.rd_en_1 (f_if.queue
Row 3: ***0*** (f_if.queue_fifo.size() != 0)_0 f_if.rd_en
Row 4: 1 (f_if.queue_fifo.size() != 0)_1 f_if.rd_en
                                                          (f if.queue fifo.size() != 0)
  -----Focused Condition View-----
 # Line 67 Item 1 (f_if.data_out != f_if.data_out_golden)
# Condition totals: 1 of 1 input term covered = 100.00%
  -----Focused Condition View-----
# Line 45 Item 1 (f_if.rd_en && (f_if.queue_fifo.size() != 0))
# Condition totals: 1 of 2 input terms covered = 50.00%
                     Input Term Covered Reason for no coverage Hint
                    f_if.rd_en Y
size() != 0) N
                                     N '_0' not hit
   (f if.queue fifo.size() != 0)
               Hits FEC Target
                                                   Non-masking condition(s)
              1 f_if.rd_en_0
1 f_if.rd_en_1
    Row 1:
   Row 3: ***0*** (f_if.queue_fifo.size() != 0)_0 f_if.rd_en
Row 4: 1 (f if.queue_fifo.size() != 0)
                                                    (f if.queue fifo.size() != 0)
  -----Focused Condition View------
  Line 59 Item 1 (f_if.wr_en && (f_if.queue_fifo.size() < FIFO_DEPTH))
  Condition totals: 2 of 2 input terms covered = 100.00%
                            Input Term Covered Reason for no coverage Hint
                            -----
                            f_if.wr_en Y
FIFO DEPTH) Y
   (f_if.queue_fifo.size() < FIFO_DEPTH)
               Hits FEC Target
                                                            Non-masking condition(s)
    Row 1:
                  1 f_if.wr_en_0
                   1 f_if.wr_en_1
                                                           (f if.queue fifo.size() < FIFO DEPTH)
                  1 (f_if.queue_fifo.size() < FIFO_DEPTH)_0 f_if.wr_en
1 (f_if.queue_fifo.size() < FIFO_DEPTH)_1 f_if.wr_en</pre>
    Row 3:
Row 4:
```

```
2241
                                             All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
            -----IF Branch-----
                                       1315
                                             Count coming in to IF
                                     ***0***
                                                  if (f_if.data_in != f_if.queue_fifo[$])begin
    60
                                       1315 All False Count
# Branch totals: 1 hit of 2 branches = 50.00%
                   -----IF Branch-----
                                       1437
                                             Count coming in to IF
                                       1305
                                                 if (f_if.data_out != f_if.data_out_golden) begin
                                        132 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# Condition Coverage:
                              Bins Covered Misses Coverage
    Enabled Coverage
     _____
    Conditions
# Condition Coverage for instance /top_FIFO/TB --
# NOTE: The modification timestamp for source file 'TESTBENCH.sv' has been altered since compilation.
 File TESTBENCH.sv
  -----Focused Condition View------
         40 Item 1 (f_if.wr_en && (f_if.queue_fifo.size() < FIFO_DEPTH))
# Condition totals: 2 of 2 input terms covered = 100.00%
                         Input Term Covered Reason for no coverage Hint
  File TESTBENCH.sv
                 -----IF Branch-----
                                  5000 Count coming in to IF
                                            if(~f_if.rst_n) begin
    37
                                   4993
                                           else begin
# Branch totals: 2 hits of 2 branches = 100.00%
                -----IF Branch-----
                                   4993
                                         Count coming in to IF
               1
    40
                                   1948
                                              if(f_if.wr_en && (f_if.queue_fifo.size() <= FIFO_DEPTH))begin
    44
                1
                                  3045
                                             else if (~f_if.empty)begin // read operation
                                ******
                                         All False Count
# Branch totals: 2 hits of 3 branches = 66.66%
           -----IF Branch-----
                                   3045
                                         Count coming in to IF
    45
                                   1437
                                             if (f_if.rd_en && (f_if.queue_fifo.size() != 0))begin
                                   1608 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
      -----IF Branch------
    59
                                   4993
                                         Count coming in to IF
    59
                                   1315
                                           if(f_if.wr_en && (f_if.queue_fifo.size() <= FIFO_DEPTH)) begin</pre>
     66
               1
                                   1437
                                          else if (f_if.rd_en && (f_if.queue_fifo.size() != 0))begin
```

```
# vcover report top_FIFO.ucdb -details -annotate -all
# Coverage Report by instance with details
# === Instance: /top_FIFO/TB
# === Design Unit: work.FIFO_TB
                   ...........
# Assertion Coverage:
                      1 1 0 100.00%
  Assertions
            File(Line) Failure Pass
Count Count
# Name
# /top_FIFO/TB/#ublk#182146242#12/immed__14
             TESTBENCH.sv(14)
                                   0
# Branch Coverage:
   Enabled Coverage Bins Hits Misses Coverage
                       14
  Branches
# -----Branch Details------
# Branch Coverage for instance /top_FIFO/TB
```

Feature	ASSERTION
If write operation is done the the wr_ack flag is set within 2 clk cycles	@(posedge f_if.clk)(~f_if.full && f_if.wr_en && (f_if.queue_fifo.size() < FIFO_DEPTH)) -> ##[0:2] f_if.wr_ack;
If the fifo is written with 511 element then almostfull flag is set	<pre>@(posedge f_if.clk)(f_if.queue_fifo.size() == FIFO_DEPTH-1) -> f_if.almostfull;</pre>
If the fifo is written with 512 element then full flag is set	<pre>@(posedge f_if.clk)(f_if.queue_fifo.size() == FIFO_DEPTH) -> f_if.full;</pre>
If the fifo is written with 1 element then almostempty flag is set	<pre>@(posedge f_if.clk)(f_if.queue_fifo.size() == 1) -> f_if.almostempty;</pre>
If the fifo is written with 0 element then aempty flag is set	<pre>@(posedge f_if.clk)(f_if.queue_fifo.size() == 0) -> f_if.empty;</pre>
When the fifo is full and a write operation is requested then the overflow flag is set	@(posedge f_if.clk)(f_if.full && f_if.wr_en) -> f_if.overflow;

When the fifo is empty and a read operation is requested then the underflow flag is set

```
@(posedge
f_if.clk)(f_if.empty &&
f_if.rd_en)|-> f_if.underflow
;
```

The codes are in the files 😂