# **Assignment 5 verfication**

Name:

Omar mohammed badr

### 1-Test plan

- \* test reset values .
- \* test writing 0000 in all registers.
- \* test writing FFFF in all registers.
- \*test 0 to 1 and 1 to 0 transition.
- \* test writing in a specified register and see if another register is affected .
- \* test reading and writing at the same time.
- \* test writing when write flag =0

#### 2-Testbench code

```
dule config_reg_tb();
      Logic clk;
      logic reset;
      Logic write;
      logic [15:0] data_in;
      Logic [2:0] address;
      logic [15:0] data_out;
          enum bit [15:0] {adc0_reg,adc1_reg,temp_sensor0_reg,temp_sensor1_reg,analog_test,digital_test,amp_gain,digital_config} e_register;
  config_reg DUT (clk,reset,write,data_in,address,data_out);
              #1 clk = ~clk ;
  e_register my_reg ;
  assign address = my_reg;
// code for reg 1,4,5,7 (error is the reset value)
          my_reg=amp_gain;#2 check_answer(16'h0);#10;
my_reg=digital_config;#2 check_answer(16'h1);#10;
             initial begin
  reset =1; #10;
  reset =0; #10;
  write = 1;#10;// here with write =0
40
                   //my_reg=adc0_reg; data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
                   //my_reg=adc1_reg; data_in=16'h0110;#2 check_answer(16'h0110);#10
//my_reg=temp_sensor0_reg; data_in=16'h0110;#2 check_answer(16'h0110);#10
44
46
                   //my_reg=amp_gain;
49
                                                        data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
                   my reg=digital config:
                   #500;
                                                        data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
                   my_reg=adc0_reg;
                   my_reg=adc1_reg;
                   my_reg=temp_sensor0_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10
                   my_reg=temp_sensor1_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10
                                                        data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
                   my_reg=analog_test;
                   my_reg=digital_test;
                   my_reg=amp_gain;
                   my_reg=digital_config;
                   #500:
                   my_reg=adc0_reg; data_in=0;#2 check_answer(0);#10
my_reg=adc1_reg; data_in=0;#2 check_answer(0);#10
my_reg=temp_sensor0_reg; data_in=0;#2 check_answer(0);#10
70
                   my_reg=temp_sensor1_reg; data_in=0;#2 check_answer(0);#10
                   my_reg=analog_test;
                                                        data_in=0;#2 check_answer(0);#10
                                                        data_in=0;#2 check_answer(0);#10
data_in=0;#2 check_answer(0);#10
                   my_reg=digital_test;
                   my reg amp gain;
```

```
my_reg=digital_config; data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
   my_reg=adc0_reg;
                            data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
   my_reg=adc1_reg;
                            data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
   my_reg=temp_sensor0_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
   my_reg=temp_sensor1_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
                            data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
   my_reg=analog_test;
                            data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
   my_reg=digital_test;
                            data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10;
   my_reg=amp_gain;
   my_reg=digital_config; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
                            data_in=0;#2 check_answer(0);#10;
   my_reg=adc0_reg;
   my_reg=adc1_reg;
                            data_in=0;#2 check_answer(0);#10 ;
   my_reg=temp_sensor0_reg; data_in=0;#2 check_answer(0);#10;
   my_reg=temp_sensor1_reg; data_in=0;#2 check_answer(0);#10 ;
   my_reg=analog_test;
                            data_in=0;#2 check_answer(0);#10 ;
   my_reg=digital_test;
                            data_in=0;#2 check_answer(0);#10;
   my_reg=amp_gain;
                            data_in=0;#2 check_answer(0);#10;
   my_reg=digital_config; data_in=0;#2 check_answer(0);#10;
   $stop;
task check_answer (input logic [15:0] data_out_expected);
       if (data_out != data_out_expected)
           $display("error message %t :data_out = %h, data_out_expected = %h ,data_in= %h, address = %d , my_reg %d",$time ,data_out _,data_out_
```

## 3&4- bug reports and snippets

Reg0 (adc0\_reg)

a) Design Input for Bug to Appear:

Write 0000 to register 0

b) Expected Behavior:

Bit 15 of register 0 is writable to a 0

c) Observed Behavior

Bit 15 of register 0 cannot be written to a 1

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg  
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg  
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg  
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg  
6104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg  
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg  
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg  
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg  
712 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg  
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg  
5 /omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
```

```
Reg1 (adc1_reg)
```

a) Design Input for Bug to Appear:

Write 0110 to register 1

b) Expected Behavior:

output = 0110

c) Observed Behavior

output = 1001 (inverted)

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg

44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg

56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg

92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg

104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg

652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg

688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg

712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg

1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg

1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg

70merb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sy(77)
```

```
Reg2 (temp_sensor0_reg)
```

a) Design Input for Bug to Appear:

Write 0110 to register 2

b) Expected Behavior:

output = 0110

c) Observed Behavior

output = 0220 (shifted logically left by 1 bit)

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg
104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg
712 :data_out = 7fff, data_out_expected = ffff ,data_in= fffff, address = 7 , my_reg
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_in= 0000, address = 5 ,my_reg
1284 :data_out = fffff, data_out_expected = 0000 ,data_out_expected = 0000 ,dat
```


## Reg3 (adc0\_reg)



- a) Design Input for Bug to Appear:
- b) Expected Behavior:
- c) Observed Behavior

## Reg4 (analog\_test)

- a) Design Input for Bug to Appear:test the reset value (reset=1)
- b) Expected Behavior:output = ABCD
- c) Observed Behavior output = ABCC



## Reg5 (digital\_test)

- a) Design Input for Bug to Appear:Write any value to register 5
- b) Expected Behavior: the output follows the input
- c) Observed Behavior the output follows reg6 output

## Reg6 (amp\_gain)

a) Design Input for Bug to Appear:

Write any value except FFFF to register 6

b) Expected Behavior:

the output follows the input

c) Observed Behavior

the output is stuck to 0000 unless the input is FFFF therefore the output follows the input

#### Note:

No error as in the 500+ time the inputs are 0000 so all outputs are 0000 and in the 1000+ time the inputs are FFFF and the outputs are FFFF meaning that the case is just like I said . I could use extra snippets but I think that note will suffice .

## Reg7 (digital\_config)

a) Design Input for Bug to Appear:

Write FFFF to register 7

b) Expected Behavior:

Bit 15 of register 7 is writable to a 1

c) Observed Behavior

Bit 15 of register 7 cannot be written to a 1


```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg
92 :data_out = 0000, data_out_expected = allo ,data_in= allo, address = 6 , my_reg
104 :data_out = allo, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg
688 :data_out = allo, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg
5 omerb/OneDrive/Desktop/All_about_System_Verilog/ASSIGNMENT5/testbenchh.sv(77)
```

I'm so sorry for late .. again

Out of my control

#### Q2

#### 1-Overview



## 2-the topmodule

```
1 module top();
2  bit clk;
3  always #50 clk = ~clk;
4  arb_if arbifobject(clk);
5  alu_seq_with_if DUT(arbifobject);
6  seq_alu_tb_with_if TB(arbifobject);
7  monitor MONITOR(arbifobject);
8 endmodule
```

#### 3-Monitor

```
module monitor (arb_if.MONITOR arbifobject);
always@(posedge arbifobject.clk) begin

sdisplay("operand1=%d ,operand2=%d ,opcode = %s ,out = %d",arbifobject.operand1,arbifobject.operand2,arbifobject.opcode,arbifobject.out);

end

end

module monitor (arb_if.MONITOR arbifobject);
always@(posedge arbifobject.clk) begin

sdisplay("operand1=%d ,operand2=%d ,opcode = %s ,out = %d",arbifobject.operand1,arbifobject.operand2,arbifobject.opcode,arbifobject.out);

end

module monitor (arb_if.MONITOR arbifobject);
always@(posedge arbifobject.clk) begin

sdisplay("operand1=%d ,operand2=%d ,opcode = %s ,out = %d",arbifobject.operand1,arbifobject.operand2,arbifobject.opcode,arbifobject.out);

end
```

## 4-Package

```
package testing_pkg ;
    typedef enum {ADD,SUB,MULT,DIV} opcode_e ;
         class transaction;
                rand byte operand1 ;
                rand byte operand2;
                rand opcode_e opcode ;
                bit clk;
                constraint operands_c {
                      operand1 dist {127:/20,[-127:126]:/50,-128:/20,0:/10};
operand2 dist {127:/20,[-127:126]:/50,-128:/20,0:/10};
                function void print_all;
                       $display("operand1 = %d,operand2 = %d,opcode = %s",operand1,operand2,opcode);
                // covergroup block
                covergroup CovCode @(posedge clk);
                      operand1_cp : coverpoint operand1 {
   bins maxpos = {127};
   bins maxneg = {-128};
   bins zero = {0};
   bins others = default;
                opcode_op: coverpoint opcode{
  bins add = {ADD,SUB};
  //bins sub = {SUB};
  bins multiply = {MULT};
  illegal_bins division = {DIV};
39
40
                cross_opcode_operand1_cp : cross opcode_cp ,operand1_cp{
                option.weight = 5;
ignore_bins opcode_multiply = binsof(opcode_cp.multiply);
ignore_bins operand1_zero = binsof(operand1_cp.zero);// equivelantely binsof(operand1_cp) intersect {0};
           function new();
           CovCode = new();
endfunction
```

#### 5-module

```
import testing_pkg::*;

module alu_seq_with_if(arb_if.DUT arbifobject);

/*
input byte operand1, operand2;
input clk;
input opcode_e opcode;
output byte out;

*/
always @(posedge arbifobject.clk) begin : proc_
case (arbifobject.opcode)

ADD: arbifobject.out = arbifobject.operand1 + arbifobject.operand2;
SUB: arbifobject.out = arbifobject.operand1 - arbifobject.operand2;
MULT: arbifobject.out = arbifobject.operand1 * arbifobject.operand2;
DIV: arbifobject.out = arbifobject.operand1 / arbifobject.operand2;
default: arbifobject.out = 0;
endcase
end
end
endmodule
```

#### 6-Interface

```
import testing_pkg::*;
interface arb_if (clk); // kda ana wa5ed el clk mn el top module

input bit clk;
byte operand1, operand2;
opcode_e opcode;
byte out;

modport TB (input clk,out,output operand1,operand2,opcode);
modport DUT (input operand1,operand2,clk,opcode,output out);
modport MONITOR(input clk,operand1,operand2,opcode,out);

endinterface
```

#### 7-Testbench

```
import testing_pkg::*;
     module seq alu tb with if(arb if.TB arbifobject);
         transaction tr;
11
             tr = new();
12
13
             repeat (100) begin
14
                 @(negedge arbifobject.clk);
15
                 assert(tr.randomize()); //randomize the whole object
                 arbifobject.operand1 = tr.operand1;
17
                 arbifobject.operand2 = tr.operand2;
                 arbifobject.opcode = tr.opcode;
                 tr.print all();
21
             $stop;
23
25
```

#### Dofile

```
File Edit Format View Help

|vlib work
|vlog alu(2).sv testbench.sv +cover -covercells
|vsim -voptargs=+acc work.top -cover|
| add wave *
| add wave -position insertpoint \
|sim:/top/arbifobject/clk \
|sim:/top/arbifobject/operand1 \
|sim:/top/arbifobject/operand2 \
|sim:/top/arbifobject/opcode \
|sim:/top/arbifobject/out|
|coverage save top.ucdb -onexit
|run -all|
```

Coverage reports

| == Instance:<br>== Design Uni<br>                                      | t: work.seq_a<br>==================================== | Line)   | 1           | 1                              | 0<br>Failure<br>Count | 100.00%  Pass Count   |             |
|--|---|---------|-------------|--------------------------------|-----------------------|-----------------------|-------------|
| == Instance: == Design Uni ====================================        | t: work.seq_a<br>rage:<br>File(I                      | Line)   | 1           | 1                              | Failure               | Pass                  |             |
| == Instance:<br>== Design Uni<br>======<br>ssertion Cove<br>Assertions | t: work.seq_a   |         |             |                                | Failure               | Pass                  |             |
| == Instance:<br>== Design Uni<br>=======<br>ssertion Cove              | t: work.seq_a   |         |             |                                | 0                     | 100.00%               |             |
| == Instance:<br>== Design Uni  | t: work.seq_a   |         | with_if     |                                | =======               | <mark>-</mark>        |             |
| == Instance:<br>== Design Uni  | t: work.seq_a   |         | with_if     |                                |                       |                       |             |
|  | I WUNII LD  |         | Notice that |                                |                       |                       |             |
|  |   |         |             |                                |                       |                       |             |
|  |   |         | Branch      | Details=                       |                       |                       |             |
| Branches   |   |         | 5           | į.                             | 4                     | 1 80.00%              |             |
| Enabled Coverage   |   |         | Bins        | Hit                            |                       | s Coverage            |             |
| Branch Covere  | 51.   |         | <u></u>     | 224                            | 1000                  | _                     |             |
| === Design Un  |   | - V     | 1000        |                                |                       |                       |             |
| === Instance:  |   |         |             |                                |                       |                       |             |
|  | Stataman  |         |             |                                |                       |                       |             |
| Statements   | 6   | 5       | 1           | 83.33%                         |                       |                       |             |
| atement Coverage:<br>Enabled Coverage                                  |   | Hits    |             |                                |                       |                       |             |
| anch totals: 4 hits  | of 5 branches = 80                                    | .00%    |             |                                |                       |                       |             |
| 16 1   |   | ***0*** | defau       | lt: arbifobje                  | ct.out = 0;           |                       |             |
| 15 1   |   | 16      | DIV:        | arbifobject.o                  | ut = arbifobje        | ct.operandl / arbifol | oject.opera |
| 14 1   |   | 21      | MULT:       | arbifobject.                   | out = arbifobje       | ect.operandl * arbife | object.oper |
|  |   | 37      |             |                                |                       | ct.operandl - arbifol |             |
| 13 1   |   | 26      |             | oming in to C<br>arbifobject.o |                       | t.operandl + arbifol  | oject.opera |