

## **Assignment 5 verification**

**Name :**

**Omar mohammed badr**

Q1

1-Test plan

- \* test reset values .
- \* test writing 0000 in all registers.
- \* test writing FFFF in all registers.
- \*test 0 to 1 and 1 to 0 transition.
- \* test writing in a specified register and see if another register is affected .
- \* test reading and writing at the same time.
- \* test writing when write flag =0

## 2-Testbench code

```

1 module config_reg_tb();
2
3     Logic clk ;
4     Logic reset;
5     Logic write ;
6     Logic [15:0] data_in;
7     Logic [2:0] address;
8     Logic [15:0] data_out;
9     typedef enum bit [15:0] {adc0_reg,adc1_reg,temp_sensor0_reg,temp_sensor1_reg,analog_test,digital_test,amp_gain,digital_config} e_register;
10
11 config_reg DUT (clk,reset,write,data_in,address,data_out);
12
13     initial begin
14         clk = 0;
15         forever
16             #1 clk = ~clk ;
17     end
18     e_register my_reg ;
19     assign address = my_reg;
20     // code for reg 1,4,5,7 (error is the reset value)
21     /*
22     initial begin
23         reset =0; #10;
24         write = 0 ;
25         reset =1; #10;
26
27         my_reg=adc0_reg;#2      check_answer(16'hFFFF);#10 ;
28         my_reg=adc1_reg;#2      check_answer(16'h0);#10 ;
29         my_reg=temp_sensor0_reg;#2 check_answer(16'h0);#10 ;
30         my_reg=temp_sensor1_reg;#2 check_answer(16'h0);#10 ;
31         my_reg=analog_test;#2   check_answer(16'hABCD);#10 ;
32         my_reg=digital_test;#2   check_answer(16'h0);#10 ;
33         my_reg=amp_gain;#2       check_answer(16'h0);#10 ;
34         my_reg=digital_config;#2 check_answer(16'h1);#10 ;
35         $stop;
36     end
37
38 */
39
40     initial begin
41         reset =1; #10;
42         reset =0; #10;
43         write = 1;#10; // here with write =0
44         //my_reg=adc0_reg;      data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
45         //my_reg=adc1_reg;      data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
46         //my_reg=temp_sensor0_reg; data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
47         //my_reg=temp_sensor1_reg; data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
48         //my_reg=analog_test;    data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
49         //my_reg=amp_gain;       data_in=16'hA110;#2 check_answer(16'hA110);#10 ;//6
50         //my_reg=digital_test;   data_in=16'h0110;#2 check_answer(16'h0110);#10 ;//5
51         my_reg=digital_config;  data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
52
53         #500;
54         // testing the transition from 0 to 1 for all bits
55         my_reg=adc0_reg;      data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
56         my_reg=adc1_reg;      data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
57         my_reg=temp_sensor0_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
58         my_reg=temp_sensor1_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
59         my_reg=analog_test;    data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
60         my_reg=digital_test;    data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
61         my_reg=amp_gain;        data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
62         my_reg=digital_config;  data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
63
64         #500;
65         // testing the transition from 1 to 0 for all bits
66         my_reg=adc0_reg;      data_in=0;#2 check_answer(0);#10 ;
67         my_reg=adc1_reg;      data_in=0;#2 check_answer(0);#10 ;
68         my_reg=temp_sensor0_reg; data_in=0;#2 check_answer(0);#10 ;
69         my_reg=temp_sensor1_reg; data_in=0;#2 check_answer(0);#10 ;
70         my_reg=analog_test;    data_in=0;#2 check_answer(0);#10 ;
71         my_reg=digital_test;    data_in=0;#2 check_answer(0);#10 ;
72         my_reg=amp_gain;        data_in=0;#2 check_answer(0);#10 ;
73
74     end

```

Test case

```

52
53     my_reg=digital_config;    data_in=16'h0110;#2 check_answer(16'h0110);#10 ;
54
55     #500;
56     // testing the transition from 0 to 1 for all bits
57     my_reg=adc0_reg;          data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
58     my_reg=adc1_reg;          data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
59     my_reg=temp_sensor0_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
60     my_reg=temp_sensor1_reg; data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
61     my_reg=analog_test;       data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
62     my_reg=digital_test;      data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
63     my_reg=amp_gain;          data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
64     my_reg=digital_config;    data_in=16'hFFFF;#2 check_answer(16'hFFFF);#10 ;
65
66     #500;
67     // testing the transition from 1 to 0 for all bits
68     my_reg=adc0_reg;          data_in=0;#2 check_answer(0);#10 ;
69     my_reg=adc1_reg;          data_in=0;#2 check_answer(0);#10 ;
70     my_reg=temp_sensor0_reg; data_in=0;#2 check_answer(0);#10 ;
71     my_reg=temp_sensor1_reg; data_in=0;#2 check_answer(0);#10 ;
72     my_reg=analog_test;       data_in=0;#2 check_answer(0);#10 ;
73     my_reg=digital_test;      data_in=0;#2 check_answer(0);#10 ;
74     my_reg=amp_gain;          data_in=0;#2 check_answer(0);#10 ;
75     my_reg=digital_config;    data_in=0;#2 check_answer(0);#10 ;
76
77     $stop;
78
79 end
80
81 task check_answer (input Logic [15:0] data_out_expected);
82     if (data_out != data_out_expected)
83         $display("error message %t :data_out = %h, data_out_expected = %h ,data_in= %h, address = %d , my_reg %d",$time ,data_out ,data_out_
84         //else if (data_out != data_out_expected)
85         //$display(" correct result %t :C %d, expected C %d , A = %d , B %d",$time ,C ,C_expected,A,B);
86     endtask
87 endmodule

```

## 3&4- bug reports and snippets

### Reg0 (adc0\_reg)

#### a) Design Input for Bug to Appear:

Write 0000 to register 0

#### b) Expected Behavior:

Bit 15 of register 0 is writable to a 0

#### c) Observed Behavior

Bit 15 of register 0 cannot be written to a 1

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg 0
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg 1
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg 2
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg 6
104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg 5
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg 2
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg 5
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg 7
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg 0
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg 5
/omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
```

## Reg1 (adc1\_reg)

a) Design Input for Bug to Appear:

Write 0110 to register 1

b) Expected Behavior:

output = 0110

c) Observed Behavior

output = 1001 (inverted)

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg 0
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg 1
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg 2
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg 6
104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg 5
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg 2
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg 5
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg 7
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg 0
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg 5
'omerb/OneDrive/Desktop/All about Svstem Verilog/ASSIGNMENT5/testbenchh.sv(77)
```



## Reg2 (temp\_sensor0\_reg)

a) Design Input for Bug to Appear:

Write 0110 to register 2

b) Expected Behavior:

output = 0110

c) Observed Behavior

output = 0220 (shifted logically left by 1 bit)

```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg    0
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg    1
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg    2
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg    6
104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg    5
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg    2
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg    5
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg    7
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg    0
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg    5
merb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
Instance: /config reg tb
```

Reg3 (adc0\_reg)

ملحقتش افقشه ☹️

a) Design Input for Bug to Appear:

b) Expected Behavior:

c) Observed Behavior



## Reg4 (analog\_test)

a) Design Input for Bug to Appear:


test the reset value (reset=1)

b) Expected Behavior:

output = ABCD

c) Observed Behavior

output = ABCC



## Reg5 (digital\_test)

a) Design Input for Bug to Appear:

Write any value to register 5

b) Expected Behavior:

the output follows the input

c) Observed Behavior

the output follows reg6 output

```
32 :data_out = 0000, data_out_expected = all0 ,data_in= all0, address = 6 , my_reg      6
44 :data_out = all0, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg      5
592 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg      2
628 :data_out = all0, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg      5
652 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg      7
1164 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg      0
1224 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg      5
/omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
0 Instance: /config_reg_tb
o at C:/Users/omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv line 77
```

## Reg6 (amp\_gain)

### a) Design Input for Bug to Appear:

Write any value except FFFF to register 6

### b) Expected Behavior:

the output follows the input

### c) Observed Behavior

the output is stuck to 0000 unless the input is FFFF

therefore the output follows the input

```
32 :data_out = 0000, data_out_expected = all0 ,data_in= all0, address = 6 , my_reg      6
44 :data_out = all0, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg      5
592 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg      2
628 :data_out = all0, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg      5
652 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg      7
1164 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg      0
1224 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg      5
/omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
0 Instance: /config_reg_tb
o at C:/Users/omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv line 77
```

## Note:

No error as in the 500+ time the inputs are 0000 so all outputs are 0000 and in the 1000+ time the inputs are FFFF and the outputs are FFFF meaning that the case is just like I said . I could use extra snippets but I think that note will suffice .

## Reg7 (digital\_config)

a) Design Input for Bug to Appear:

Write FFFF to register 7

b) Expected Behavior:

Bit 15 of register 7 is writable to a 1

c) Observed Behavior

Bit 15 of register 7 cannot be written to a 1


```
32 :data_out = 8110, data_out_expected = 0110 ,data_in= 0110, address = 0 , my_reg    0
44 :data_out = 1001, data_out_expected = 0110 ,data_in= 0110, address = 1 , my_reg    1
56 :data_out = 0220, data_out_expected = 0110 ,data_in= 0110, address = 2 , my_reg    2
92 :data_out = 0000, data_out_expected = a110 ,data_in= a110, address = 6 , my_reg    6
104 :data_out = a110, data_out_expected = 0110 ,data_in= 0110, address = 5 , my_reg    5
652 :data_out = fffe, data_out_expected = ffff ,data_in= ffff, address = 2 , my_reg    2
688 :data_out = a110, data_out_expected = ffff ,data_in= ffff, address = 5 , my_reg    5
712 :data_out = 7fff, data_out_expected = ffff ,data_in= ffff, address = 7 , my_reg    7
1224 :data_out = 8000, data_out_expected = 0000 ,data_in= 0000, address = 0 , my_reg    0
1284 :data_out = ffff, data_out_expected = 0000 ,data_in= 0000, address = 5 , my_reg    5
omerb/OneDrive/Desktop/All about System Verilog/ASSIGNMENT5/testbenchh.sv(77)
```

I'm so sorry for late .. again

Out of my control

Q2

## 1-Overview



## 2-the topmodule

```
1 module top();
2     bit clk;
3     always #50 clk = ~clk ;
4     arb_if arbifobject(clk);
5     alu_seq_with_if DUT(arbifobject);
6     seq_alu_tb_with_if TB(arbifobject);
7     monitor MONITOR(arbifobject);
8 endmodule
```

## 3-Monitor

```
1 module monitor (arb_if.MONITOR arbifobject);
2     always@(posedge arbifobject.clk) begin
3         $display("operand1=%d ,operand2=%d ,opcode = %s ,out = %d",arbifobject.operand1,arbifobject.operand2,arbifobject.opcode,arbifobject.out);
4     end
5 endmodule
```



## 4-Package

```
1 package testing_pkg ;
2     typedef enum {ADD,SUB,MULT,DIV} opcode_e ;
3
4 class transaction ;
5     rand byte operand1 ;
6     rand byte operand2 ;
7     rand opcode_e opcode ;
8     bit clk ;
9     //byte out ;
10    constraint operands_c {
11        operand1 dist {127:/20,[-127:126]:/50,-128:/20,0:/10};
12        operand2 dist {127:/20,[-127:126]:/50,-128:/20,0:/10};
13    }
14    function void print_all;
15        $display("operand1 = %d,operand2 = %d,opcode = %s",operand1,operand2,opcode);
16    endfunction
17    // covergroup block
18    covergroup CovCode @(posedge clk);
19        // coverpoint for operands
20        operand1_cp : coverpoint operand1 {
21            bins maxpos = {127};
22            bins maxneg = {-128};
23            bins zero = {0};
24            bins others = default ;
25        }
26        /*
27        operand2_cp : coverpoint operand2 {
28            bins maxpos = {127};
29            bins maxneg = {-128};
30            bins zero = {0};
31            bins others = default ;
32        }
33        */
34        /* coverpoint for opcode
35        opcode_cp : coverpoint opcode{
36            bins add = {ADD,SUB};
37            //bins sub = {SUB};
38            bins multiply = {MULT};
39            illegal_bins division = {DIV};
40        }
41        cross_opcode_operand1_cp : cross opcode_cp ,operand1_cp{
42            option.weight = 5;
43            ignore_bins opcode_multiply = binsof(opcode_cp.multiply);
44            ignore_bins operand1_zero = binsof(operand1_cp.zero);// equivalently binsof(operand1_cp) intersect {0};
45        }
46    endgroup
47
48    function new();
49        CovCode = new();
50    endfunction
51
52 endclass
53 endpackage
```



## 5-module

```
1  import testing_pkg::*;
2
3  module alu_seq_with_if(arb_if.DUT arbifobject);
4  /*
5  input byte operand1, operand2;
6  input clk;
7  input opcode_e opcode;
8  output byte out;
9  */
10 always @(posedge arbifobject.clk) begin : proc_
11     case (arbifobject.opcode)
12         ADD: arbifobject.out = arbifobject.operand1 + arbifobject.operand2;
13         SUB: arbifobject.out = arbifobject.operand1 - arbifobject.operand2;
14         MULT: arbifobject.out = arbifobject.operand1 * arbifobject.operand2;
15         DIV: arbifobject.out = arbifobject.operand1 / arbifobject.operand2;
16         default: arbifobject.out = 0;
17     endcase
18 end
19
20 endmodule
```

## 6-Interface

```
1  import testing_pkg::*;
2  interface arb_if (clk); // kda ana wa5ed el clk mn el top module
3
4      input bit clk ;
5      byte operand1, operand2;
6      opcode_e opcode;
7      byte out;
8
9      modport TB (input clk,out,output operand1,operand2,opcode);
10     modport DUT (input operand1,operand2,clk,opcode,output out);
11     modport MONITOR(input clk,operand1,operand2,opcode,out);
12
13 endinterface
```


## 7-Testbench

```

1  import testing_pkg::*;
2
3  module seq_alu_tb_with_if(arb_if.TB arbifobject);
4      // inst.. the class
5      transaction tr ;
6
7      //
8      initial begin
9          // first things first activate your object (tr)
10         //transaction tr ;
11
12         tr = new();
13
14         repeat (100) begin
15             @(negedge arbifobject.clk);
16             assert(tr.randomize()); //randomize the whole object
17             arbifobject.operand1 = tr.operand1;
18             arbifobject.operand2 = tr.operand2;
19             arbifobject.opcode = tr.opcode;
20             tr.print_all();
21         end
22         $stop ;
23
24     end
25 endmodule

```

## Dofile



```
dofilee.do - Notepad
File Edit Format View Help
vlib work
vlog alu(2).sv testbench.sv +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave *
add wave -position insertpoint \
sim:/top/arbifobject/clock \
sim:/top/arbifobject/operand1 \
sim:/top/arbifobject/operand2 \
sim:/top/arbifobject/opcode \
sim:/top/arbifobject/out

coverage save top.ucdb -onexit
run -all
```

## Coverage reports

```

File alu(2).sv
-----CASE Branch-----
11                               100    Count coming in to CASE
12          1                    26    ADD: arbifobject.out = arbifobject.operand1 + arbifobject.operand2;
13          1                    37    SUB: arbifobject.out = arbifobject.operand1 - arbifobject.operand2;
14          1                    21    MULTI: arbifobject.out = arbifobject.operand1 * arbifobject.operand2;
15          1                    16    DIV: arbifobject.out = arbifobject.operand1 / arbifobject.operand2;
16          1                    ***0*** default: arbifobject.out = 0;

Branch totals: 4 hits of 5 branches = 80.00%

```

```

Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
-----
Statements              6      5        1    83.33%

```

```

-----Statement Details-----
#
# =====
# === Instance: /top/DUT
# === Design Unit: work.alu_seq_with_if
# =====
# Branch Coverage:
#   Enabled Coverage      Bins    Hits    Misses  Coverage
#   -----
#   Branches              5      4        1    80.00%
#
# =====Branch Details=====
#

```

```

=====
=== Instance: /top/TB
=== Design Unit: work.seq_alu_tb_with_if
=====

```

```

Assertion Coverage:
  Assertions              1      1        0    100.00%

```

```

-----
Name                File(Line)                Failure  Pass
                  Count                Count
-----
/top/TB/#ublk#171972118#34/immed_36
                        testbench.sv(36)                0        1

```

```

Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
-----
Statements              8      8        0    100.00%

```