


Using ModelSim with Quartus II

1. WRITE AN APPROPRIATE TESTBENCH


Create a testbench for your design. You may use a separate file or this or keep it in the same file.





```
575 endmodule
576
577
578 module top_tb;
579
580     reg        [2:0] KEY;
581     reg        CLOCK_50;
582     reg        [9:0] SW;
583     wire [1:0] LEDG;
584     wire [9:0] LEDR;
585     wire [6:0] HEX0;
586
587     wire done, w_out;
588     wire [15:0] registers [0:7];
589     wire [15:0] addr_out, data_out, g;
590     wire [15:0] din, doutq, ext_din, aq;
591     wire [8:0] ir;
592     wire [3:0] cstate;
593     wire use_ext_din;
594
595     part3 uut(KEY, CLOCK_50, SW, LEDG, LEDR, HEX0);
596
```


2. MAKE SURE QUARTUS KNOWS THE LOCATION OF MODELSIM EXECUTABLE

You only need to do this once.



3. TELL QUARTUS ABOUT YOUR TESTBENCH





In the field Test bench name, name your test bench.


In the field Top level module in test bench, write the name of the Verilog module of your test bench

The field End Simulation at, write 1000 ps. You can change this number but 1000 ps is enough for most cases.

In the filename field, browse for the Verilog file that has the test bench and click Add button.

Click ok and return to Quartus.

4. LAUNCH SIMULATION



Click the launch RTL simulation button and ModelSim will open up.

