Using ModelSim with Quartus II


1. WRITE AN APPROPRIATE TESTBENCH

Create a testbench for your design. You may use a separate file or this or keep it in the same file.

```
Compilation Report - part3
endmodule
576
577
578
579
580
         module top_tb;
                          [2:0] KEY;
CLOCK_50;
[9:0] SW;
581
              reg
582
              reg
583
584
                      [1:0] LEDG;
[9:0] LEDR;
[6:0] HEXO;
              wire
              wire
585
586
                     done, w_out;
[15:0] registers [0:7];
[15:0] addr_out, data_out, g;
[15:0] din, doutq, ext_din, aq;
[8:0] ir;
[3:0] cstate;
587
             wire
588
              wire
589
              wire
590
              wire
591
              wire
592
              wire
593
              wire use_ext_din;
594
595
              part3 uut(KEY, CLOCK_50, SW, LEDG, LEDR, HEX0);
```

2. MAKE SURE QUARTUS KNOWS THE LOCATION OF MODELSIM **EXECUTABLE**


You only need to do this once.




OK

Cancel

3. TELL QUARTUS ABOUT YOUR TESTBENCH





In the field Test bench name, name your test bench.


In the field Top level module in test bench, write the name of the Verilog module of your test bench

The field End Simulation at, write 1000 ps. You can change this number but 1000 ps is enough for most cases.

In the filename field, browse for the Verilog file that has the test bench and click Add button.

Click ok and return to Quartus.

4. LAUNCH SIMULATION



Click the launch RTL simulation button and ModelSim will open up.

