
MIPS Single Cycle Project

- > VHDL Sources / Components:
 - Hierarchy:



Program Counter (PC):

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23
24 entity PC is
     Port ( clk : in STD LOGIC;
25
26
              inp : in STD LOGIC VECTOR (31 downto 0);
              outp : out STD LOGIC VECTOR (31 downto 0));
27
28 end PC;
29
30 architecture Behavioral of PC is
31 signal tmp : std_logic_vector (31 downto 0):= x"000000000";
32
33 begin
34 process(clk,inp,tmp) begin
35
      if rising edge(clk) then
        outp <= tmp;
36
37
      end if:
38
      if falling edge(clk) then
         tmp<=inp;
39
      end if;
40
41 end process;
42 end Behavioral;
43
44
```

Adder 32 bits:

```
20 library IEEE;
21
   use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC arith.ALL;
23
   use IEEE.STD_LOGIC_unsigned.ALL;
   use IEEE.NUMERIC STD.ALL;
25
26
   entity Adder 32 is
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
27
               B : in STD LOGIC VECTOR (31 downto 0);
28
               sum : out STD LOGIC VECTOR (31 downto 0));
29
   end Adder 32;
30
31
   architecture Behavioral of Adder 32 is
32
33
34 begin
35
   sum <= A+B;
36
37
   end Behavioral;
38
39
                                           ×
               Adder_32.vhd
```

Multiplexer (MUX):

```
20
    library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
21
22
   entity mux is
23
   generic(N: integer :=32);
24
25
26 port (
27 A:in std logic vector(N-1 downto 0);
28 B:in std logic vector(N-1 downto 0);
29 sel:in std logic;
   Y:out std_logic_vector(N-1 downto 0)
30
31
   );
32
33
   end mux;
34
35
   architecture Behavioral of mux is
36
37 begin
38 process(A,B,sel)
   begin
40 if sel ='0' then
41 Y<=A;
42 else
43 Y<=B;
44
   end if;
45
   end process;
46 end Behavioral;
                      mux.vhd
```

• Shifter 32 bits (Shift left by 2)

```
20 library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
   entity shifter_32_32 is
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
24
                B : out STD LOGIC VECTOR (31 downto 0));
25
26
    end shifter 32 32;
27
   architecture Behavioral of shifter 32 32 is
28
29
30
   begin
31 B(31 downto 2) <= A(29 downto 0);</p>
32 B(1 downto 0)<="00";</pre>
   end Behavioral;
34
35
                               shifter_32_32.vhd
```

Instruction Memory:

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23
24 entity instruction memo is
        Port ( Address : in STD LOGIC VECTOR (31 downto 0);
25
               Instruction : out STD LOGIC VECTOR (31 downto 0));
26
27
   end instruction memo;
28
29 architecture Behavioral of instruction memo is
30
31 type Memory is array(0 to 23) of STD LOGIC VECTOR(7 downto 0);
32 signal MM:Memory := (
33 X"00", X"85", X"10", X"20", -- add $v0, $a0, $a1
34 X"AC",X"02",X"00",X"08", -- sw $v0, 8($zero)
35 X"8C",X"06",X"00",X"08", -- 1w $a2, 8($zero)
36 X"10",X"46",X"00",X"01", -- beq $v0, $a2, Good_Processor
37 X"00", X"46", X"88", X"2A", -- slt $s1, $v0, $a2
38 X"00",X"A4",X"88",X"22"); -- Good Processor: sub $s1, $a1, $a0
39 begin
       process (Address)
40
       begin
41
          Instruction(31 downto 24) <= MM(to integer(unsigned(Address)));</pre>
42
43
          Instruction(23 downto 16) <= MM(to integer(unsigned(Address))+1);</pre>
          Instruction(15 downto 8) <= MM(to integer(unsigned(Address))+2);</pre>
44
          Instruction(7 downto 0) <= MM(to integer(unsigned(Address))+3);</pre>
45
          end process;
47 end Behavioral;
   III
                                                       ×
                   instruction_memo.vhd
```

Instruction to Registers

```
20
   library IEEE;
21
    use IEEE.STD LOGIC 1164.ALL;
22
   entity instruction to reg is
23
        Port (Instruction: in STD LOGIC VECTOR (31 downto 0);
24
               RegDst : in STD LOGIC;
25
26
               RegWrite : in STD LOGIC;
               WriteData : in STD LOGIC VECTOR (31 downto 0);
27
               ReadData1 : out STD LOGIC VECTOR (31 downto 0);
28
               ReadData2 : out STD LOGIC VECTOR (31 downto 0);
29
               clk : in STD LOGIC);
30
   end instruction_to_reg;
31
32
   architecture Behavioral of instruction to reg is
33
34
   --componenets
35
   component Registers is
        Port ( ReadReg1 : in STD LOGIC VECTOR (4 downto 0);
36
37
               ReadReg2 : in STD_LOGIC_VECTOR (4 downto 0);
38
               WriteReg : in STD LOGIC VECTOR (4 downto 0);
               WriteData : in STD_LOGIC_VECTOR (31 downto 0);
39
               ReadData1 : out STD LOGIC VECTOR (31 downto 0);
40
               ReadData2 : out STD LOGIC VECTOR (31 downto 0);
41
               RegWrite : in STD LOGIC;
42
               CLK : in STD LOGIC);
43
44
   end component;
45
46
   component mux is
    generic(N: integer :=32);
47
```

```
46 component mux is
47 generic(N: integer :=32);
   port( A:in std_logic_vector(N-1 downto 0);
          B:in std_logic_vector(N-1 downto 0);
sel:in std logic;
50
51
          Y:out std_logic_vector(N-1 downto 0)
52
54
   end component:
55
56 --signals
   signal out_mux : STD_LOGIC_VECTOR(4 downto 0);
58
59 begin
60
61 --port mapping
   mux1 : mux generic map(N =>5) port map(Instruction(20 downto 16),Instruction(15 downto 11), RegDst , out_mux);
64 register_file: Registers port map ( Instruction (25 downto 21), Instruction (20 downto 16), out_mux, WriteData, ReadData1, ReadData2, RegWrite, clk);
66 end Behavioral;
```

Registers File

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23
24 entity Registers is
       Port ( ReadReg1 : in STD LOGIC VECTOR (4 downto 0);
25
               ReadReg2 : in STD LOGIC VECTOR (4 downto 0);
26
               WriteReg : in STD_LOGIC_VECTOR (4 downto 0);
27
28
               WriteData: in STD LOGIC VECTOR (31 downto 0);
               ReadData1 : out STD LOGIC VECTOR (31 downto 0);
29
               ReadData2 : out STD LOGIC VECTOR (31 downto 0);
30
               RegWrite : in STD LOGIC;
31
32
               CLK : in STD LOGIC);
33 end Registers;
34
35 architecture Behavioral of Registers is
36 type regArray is array (0 to 31) of STD LOGIC VECTOR(31 downto 0);
37 signal regfile: regArray := (
38 X"00000000", X"00000000", X"00000000", X"00000000",
39 X"00000005", X"00000007", X"00000000", X"00000000",
40 X"00000000", X"00000000", X"00000000", X"00000000",
41 X"00000000", X"00000000", X"00000000", X"00000000",
42 X"00000000", X"00000000", X"00000000", X"00000000",
43 X"00000000", X"00000000", X"00000000", X"00000000",
44 X"00000000", X"00000000", X"00000000", X"00000000",
45 X"00000000", X"00000000", X"00000000", X"00000000"
46 );
47 begin
48 ReadData1 <= regfile (TO INTEGER (UNSIGNED (ReadReg1)));</pre>
   ReadData2 <= regfile (TO INTEGER (UNSIGNED (ReadReg2)));
49
50 PROCESS (WriteData, RegWrite, CLK)
51
   BEGIN
52
53 IF RegWrite = '1' AND RISING EDGE (CLK) THEN
54 regfile (TO INTEGER (UNSIGNED(WriteReg))) <= WriteData;
   END IF;
55
56 END PROCESS;
   end Behavioral;
57
58
59
                               Registers.vhd
```

Control Unit

```
20 library IEEE;
 21 use IEEE.STD LOGIC 1164.ALL;
 22
     entity ControlUnit is
 23
         Port ( Op : in STD_LOGIC_VECTOR (5 downto 0);
                RegDst : out STD LOGIC;
 24
                AluSrc : out STD LOGIC;
 25
                MemtoReg : out STD LOGIC;
 26
 27
                RegWrite : out STD LOGIC;
                MemRead : out STD LOGIC;
 28
                MemWrite : out STD LOGIC;
 29
                Branch : out STD LOGIC;
 30
 31
                ALUOp1 : out STD LOGIC;
 32
                ALUOp0 : out STD LOGIC);
     end ControlUnit;
 33
 34
     architecture Behavioral of ControlUnit is
 35
 36
 37
     begin
 38
 39 process(Op)
 40 begin
 41 if Op = "0000000" then --R-format
              RegDst<='1';
 42
 43
              AluSrc<='0';
 44
              MemtoReg <='0';
              RegWrite <='1';
 45
 46
              MemRead <='0';</pre>
              MemWrite <='0';
 47
              Branch <='0';
 48
              ALUOp1 <='1';
 49
 50
              ALUOp0 <='0';
 51 elsif Op = "100011" then --lw
 52
              RegDst<='0';
              AluSrc <='1';
 53
              MemtoReg<='1';
 54
              RegWrite <='1';
 55
              MemRead <='1';</pre>
 56
              MemWrite <='0';
 57
```

```
Branch <='0';
58
59
             ALUOp1 <='0';
             ALUOp0 <='0';
60
    elsif Op = "101011" then --sw
61
             --RegDst<='0';
62
             AluSrc <='1';
63
             --MemtoReg<='1';
64
             RegWrite <='0';
65
             MemRead <='0';
66
             MemWrite <='1';
67
68
             Branch <='0';
             ALUOp1 <='0';
69
70
             ALUOp0 <='0';
    elsif Op = "000100" then --beq
71
              --RegDst<='0';
72
             AluSrc <='0';
73
              --MemtoReg<='1';
74
75
             RegWrite <='0';
             MemRead <='0';
76
77
             MemWrite <='0';
             Branch <='1';
78
             ALUOp1 <='0';
79
             ALUOp0 <='1';
80
   end if;
81
    end process;
82
   end Behavioral;
83
84
85
                      ControlUnit.vhd
```

• Sign Extend 16 → 32 bits

```
20 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
21
22
23
   entity sign extend is
24
        Port ( A : in STD LOGIC VECTOR (15 downto 0);
               B : out STD LOGIC VECTOR (31 downto 0));
25
   end sign_extend;
26
27
28 architecture Behavioral of sign extend is
29
30 begin
   B(15 downto 0) <= A;
31
   B(31 downto 16) <= (31 downto 16 => A(15));
33
   end Behavioral;
34
35
36
                              sign_extend.vhd
```

ALU Control

```
20 library IEEE;
21 use IEEE.STD_LOGIC 1164.ALL;
22
23 entity ALUOP is
       Port (func: in STD LOGIC VECTOR (5 downto 0);
24
               opcode : in STD LOGIC VECTOR (1 downto 0);
25
               op : out STD_LOGIC_VECTOR (3 downto 0));
26
27 end ALUOP;
28
29 architecture Behavioral of ALUOP is
30
31 begin
32 process(opcode, func)
33 begin
   if opcode ="00" then op<="0010"; -- load ad store
34
35 elsif opcode = "01" then op<="0110"; -- branch
36 elsif opcode = "10" and func = "100000" then op<="0010"; -- add
   elsif opcode = "10" and func = "100010" then op<="0110"; -- sub
37
38 elsif opcode = "10" and func = "100100" then op<="0000"; -- and
39 elsif opcode = "10" and func = "100101" then op<="0001"; -- or
40 elsif opcode = "10" and func = "101010" then op<="0111"; -- set
41
   end if:
42 end process;
43
44
   end Behavioral;
45
                              ALUCTRL.vhd
```

```
11 library IEEE;
12 use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
13
14
    use IEEE.STD LOGIC UNSIGNED.ALL;
15
16
17
    entity alu is
18
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
               B : in STD LOGIC VECTOR (31 downto 0);
19
               ALU CONTROL : in STD LOGIC VECTOR (3 downto 0);
20
               ALU RESULT : out STD LOGIC VECTOR (31 downto 0);
21
               ZERO : out STD LOGIC);
22
23
   end alu;
24
    architecture Behavioral of alu is
25
   signal resultX: STD LOGIC VECTOR (31 downto 0);
27 begin
28 process (A, B, ALU CONTROL)
29 begin
30
31 CASE ALU CONTROL is
   when "0000" => resultX <= A and B;
33 when "0001" => resultX <= A or B;
34 when "0010" => resultX <= A + B;
35 when "0110" => resultX <= A - B;
37 when "0111" =>
38 if A< B then resultX<=X"00000001";
39 else resultX<=X"000000000";</pre>
    end if;
40
41
42 when "1100" => resultX<= A nor B;</pre>
43 when others => null;
44 resultX<=X"00000000";
45
   end case;
    end process;
46
47
48 zero <= '1' WHEN resultX=X"00000000" else '0';</pre>
49 ALU RESULT<=resultX;</p>
    end Behavioral;
50
51
52
     - 111
                                  alu.vhd
```

Data Memory (Main Memory)

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23
24 entity memo is
        Port ( Address : in STD LOGIC VECTOR (31 downto 0);
25
                WriteData: in STD LOGIC VECTOR (31 downto 0);
26
                MemWrite : in STD LOGIC;
27
               MemRead : in STD LOGIC;
28
29
                CLK : in STD LOGIC;
                ReadData : out STD LOGIC VECTOR (31 downto 0));
30
31 end memo;
32
33 architecture Behavioral of memo is
34 type Memory is array(0 to 35) of STD LOGIC VECTOR(7 downto 0);
35 signal MM: Memory := (
36 X"AB", X"CD", X"EF", X"00",
37 X"75", X"74", X"65", X"72",
38 X"20", X"41", X"72", X"63",
39 X"68", X"69", X"74", X"65",
40 X"12", X"34", X"56", X"78",
41 X"7F", X"7F", X"6D", X"6D",
42 X"00", X"00", X"00", X"00",
43 X"78", X"78", X"6A", X"6A",
44 X"00", X"00", X"00", X"01");
   begin
46 process (MemRead, MemWrite, Address, WriteData, CLK)
47
   begin
48
       if MemRead = '1' and MemWrite = '0' then
49
       ReadData(31 downto 24) <= MM(to integer(unsigned(Address)));</pre>
       ReadData(23 downto 16) <= MM(to integer(unsigned(Address))+1);
51
52
       ReadData(15 downto 8) <= MM(to integer(unsigned(Address))+2);</pre>
       ReadData(7 downto 0) <= MM(to integer(unsigned(Address))+3);</pre>
53
54
       elsif MemRead ='0' and MemWrite ='1' and rising edge(CLK) then
55
       MM(to integer(unsigned(Address))) <= WriteData(31 downto 24);
56
       MM(to integer(unsigned(Address))+1) <= WriteData(23 downto 16);</pre>
57
       MM(to_integer(unsigned(Address))+2) <= WriteData(15 downto 8);</pre>
58
       MM(to integer(unsigned(Address))+3) <= WriteData(7 downto 0);</pre>
59
60
       end if;
61
62
       end process;
63
   end Behavioral;
64
65
```

MIPS


```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
25 entity MIPS is
26
     Port ( CLK : in STD LOGIC);
27 end MIPS;
28
29 architecture Behavioral of MIPS is
30
   --PC
31
32 component PC is
33
      Port ( clk : in STD LOGIC;
              inp : in STD LOGIC VECTOR (31 downto 0);
34
              outp : out STD LOGIC VECTOR (31 downto 0));
35
36 end component;
37
38 --Instruction_to_Reg
39 component instruction to reg is
      Port ( Instruction : in STD LOGIC VECTOR (31 downto 0);
40
              RegDst : in STD LOGIC;
41
              RegWrite : in STD LOGIC;
42
              WriteData : in STD LOGIC VECTOR (31 downto 0);
43
              ReadData1 : out STD LOGIC VECTOR (31 downto 0);
44
              ReadData2 : out STD LOGIC VECTOR (31 downto 0);
45
46
              clk : in STD_LOGIC);
47 end component;
49 -- Adder 32
50 component Adder 32 is
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
51
               B : in STD LOGIC VECTOR (31 downto 0);
52
               sum : out STD LOGIC VECTOR (31 downto 0));
53
54 end component;
55
   --Control Unit
56
   component ControlUnit is
57
        Port ( Op : in STD LOGIC VECTOR (5 downto 0);
58
               RegDst : out STD LOGIC;
59
               AluSrc : out STD LOGIC;
60
               MemtoReg : out STD LOGIC;
61
               RegWrite : out STD LOGIC;
62
               MemRead : out STD LOGIC;
63
64
               MemWrite : out STD LOGIC;
               Branch : out STD LOGIC;
65
66
              ALUOp1 : out STD LOGIC;
              ALUOp0 : out STD LOGIC);
67
68
   end component ;
69
70
71
```


```
72 --ALU
 73 component alu is
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
 74
                B : in STD LOGIC VECTOR (31 downto 0);
 75
                ALU_CONTROL : in STD_LOGIC_VECTOR (3 downto 0);
 76
                ALU_RESULT : out STD_LOGIC_VECTOR (31 downto 0);
 77
                ZERO : out STD LOGIC);
 78
 79
     end component;
 80
 81
     -- ALUControl
 82 component ALUOP is
        Port (func: in STD LOGIC VECTOR (5 downto 0);
               opcode : in STD LOGIC VECTOR (1 downto 0);
 84
                op : out STD LOGIC VECTOR (3 downto 0));
 85
 86
     end component;
 87
 88
 89
    -- Instruction memory
 90 component instruction memo is
 91
       Port ( Address : in STD_LOGIC_VECTOR (31 downto 0);
                Instruction : out STD LOGIC VECTOR (31 downto 0));
 93
     end component;
 94
95 -- Data Memory
96 component memo is
        Port ( Address : in STD_LOGIC_VECTOR (31 downto 0);
97
98
               WriteData : in STD LOGIC VECTOR (31 downto 0);
               MemWrite : in STD LOGIC;
99
               MemRead : in STD LOGIC;
100
               CLK : in STD LOGIC;
101
               ReadData : out STD LOGIC VECTOR (31 downto 0));
102
103 end component;
104
105 --Shifter 26-28
     component shifter 26 28 is
106
         Port ( A : in STD LOGIC VECTOR (25 downto 0);
107
108
               B : out STD LOGIC VECTOR (27 downto 0));
109 end component;
110
     --Shifter 32-32
111
112 component shifter 32 32 is
113
        Port ( A : in STD LOGIC VECTOR (31 downto 0);
               B : out STD LOGIC VECTOR (31 downto 0));
114
115 end component;
116
    --Sign extend
117
118 component sign extend is
        Port ( A : in STD LOGIC VECTOR (15 downto 0);
119
               B : out STD LOGIC VECTOR (31 downto 0));
120
121 end component;
122
```

```
123 --Mux
                    component mux is
              124
                    generic(N: integer :=32);
              126
              127
                   port( A:in std logic vector(N-1 downto 0);
                            B:in std logic vector(N-1 downto 0);
              128
                            sel:in std logic;
              129
                            Y:out std logic vector (N-1 downto 0)
              130
              131
                    );
              132 end component;
              133
             133
             134
                   --Signals Declaration
             135 signal pc4 : STD LOGIC VECTOR(31 downto 0) := (others => '0');
             136 signal BranchALUOutput : STD LOGIC VECTOR(31 downto 0);
             137 signal pc address inp : STD LOGIC VECTOR(31 downto 0) := (others => '0');
             138 signal pc address outp : STD LOGIC VECTOR(31 downto 0) := (others => '0');
                   signal BranchAndZero : STD LOGIC ;
             139
             140 signal InstructionOutput : STD LOGIC VECTOR (31 downto 0);
             141 signal RegDst, AluSrc, MemtoReg, RegWrite, MemRead, MemWrite, ALUOp1, ALUOp0 : STD LOGIC;
             142 signal WriteDatatoReg : STD_LOGIC_VECTOR(31 downto 0);
             143 signal ReadData1, ReadData2 : STD LOGIC VECTOR (31 downto 0);
             144 signal Ins SignExtend Out : STD LOGIC VECTOR (31 downto 0);
             145 signal Mux Reg Out : STD LOGIC VECTOR (31 downto 0);
              146 signal Shiftleft2ALU : STD LOGIC VECTOR (31 downto 0);
             147
                   signal OperationtoALU: STD LOGIC VECTOR (3 downto 0);
             148 signal ALUoutput : STD LOGIC VECTOR (1 downto 0);
             149 signal ALUResult: STD LOGIC VECTOR (31 downto 0);
             150 signal Zero :STD LOGIC;
             151 signal Branch :STD LOGIC;
             152 signal DataMemoryOutput :STD LOGIC VECTOR (31 downto 0); --
             153
             154
155 begin
   -- port mapping
156
   adder4 : Adder_32 port map(pc_address outp,X"00000004",pc4);
157
   muxpc: mux generic map (N=>32) port map (pc4, BranchALUOutput, BranchAndZero, pc address inp);
   PCI : PC port map(CLK,pc_address_inp ,pc_address_outp);
160
161
162 InstructionMemo: instruction memo port map(pc address outp, InstructionOutput);
   Control: ControlUnit port map(InstructionOutput(31 downto 26), RegDst, AluSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUoutput(1), ALUoutput(0));
164 InstReg: instruction_to_reg port map(InstructionOutput,RegDst,RegWrite,WriteDatatoReg,ReadData1,ReadData2,CLK);
165
166 InsSignExtend: sign extend port map(InstructionOutput(15 downto 0) ,Ins SignExtend Out);
   muxreg: mux generic map (N=>32) port map (ReadData2, Ins_SignExtend_Out, AluSrc, Mux_Reg_Out);
167
    Shifter_Inst_SignExtend: shifter_32_32 port map (Ins_SignExtend_out, Shiftleft2ALU);
169
   PCShiftLeftAdd : Adder_32 port map(pc4, Shiftleft2ALU, BranchALUOutput);
170
171 AluControl: ALUOP port map(InstructionOutput(5 downto 0), ALUoutput, OperationtoALU);
   ALUafterReg : alu port map(ReadData1,Mux_Reg_Out,OperationtoALU,ALUResult,Zero);
173 BranchAndZero <= Branch AND Zero;
174
   DataMemory: memo port map(ALUResult, ReadData2, MemWrite, MemRead, CLK, DataMemoryOutput);
175
   MuxAfterMemory: mux generic map (N=>32) port map (ALUResult, DataMemoryOutput, MemtoReg, WriteDatatoReg); --
    end Behavioral;
178
179
III
                          MIPS.vhd
```

> Simulation Screenshots







> Tested Instructions:

Assembly Instruction	Object Code (Hex)
add \$v0, \$a0, \$a1	0x00851020
sw \$v0, 8(\$zero)	0xAC020008
lw \$a2, 8(\$zero)	0x8C060008
beq \$v0, \$a2, Good_Processor	0x10460001
slt \$s1, \$v0, \$a2	0x0046882A
Good_Processor: sub \$s1, \$a1, \$a0	0x00A48822