


VER TODOS LOS COMPONENTES!!




GATE (Pin 5): Primary P-Channel MOSFET Power Switch Gate Drive Pin. This pin is disabled by the power controller to maintain a forward recovery voltage (VFR) of 20mV between the VIN and SENSE pins when an auxiliary power source is not present. When an auxiliary power source is connected, the GATE pin will pull up to the SENSE pin voltage, turning off the primary P-channel power switch.

VIN (Pin 1): Primary Input Supply Voltage. Supplies pin to the internal circuitry and is one of two voltage sense inputs to the internal analog controller (The other input to the controller is the SENSE pin). This input is usually supplied power from a battery or other power source, which supplies current to the load. This pin can be bypassed to ground with a capacitor in the range of 0.1 μ F to 10 μ F if

STAT (Pin 4): Open-Drain Output Status Pin. When the SENSE pin is pulled above the VIN pin with an auxiliary power source by about 20mV or more, the reverse turnoff threshold (V_{RTIO}) is reached. The STAT pin will then go from an open state to a 10µA current sink (20SNK). The STAT pin current sink can be used, along with an external resistor, to turn on an auxiliary P-channel power switch and/or signal the presence of an auxiliary power source to a microcontroller.

Circuito Copiado de la placa fincomm-4 (ad9364 board).



Registado recomendado por
Cypress, Pág. 7 AN70707

$V_O = V_{ref} \otimes (R_1 / R_2 + 1)$

$$V_O = V_{ref} \otimes (R1 / R2 + 1)$$

| | | |
|------------------------------------|------------------------|----------|
| Title Power | | |
| Size D | Number 5 | Revision |
| Date 21.05.2019 | Sheet of 2 | |
| File D:\Inici\Procesos\Software | Drawn By Omar Lopez | |

1.2V

1.2V_USB

2:1

Header 2

1.8V

1.8V_USB

2:1

Header 2

The diagram shows a 5-bit DAC implemented using an 82C55 PPI. The 82C55 is configured with I/O Address 0x00, Data Address 0x01, and Command Address 0x02. It is connected to a 5V supply and ground. The DAC output is connected to a 5-bit digital-to-analog converter (DAC) block, which is also connected to ground. The DAC output is labeled 'DAC[5:0]' and is connected to a 5-bit digital-to-analog converter (DAC) block, which is also connected to ground.

The diagram illustrates the internal architecture of the USB104-RZSC board. It features a central processing unit (CPU) and various peripheral components. The board is populated with several integrated circuits (ICs), including the USB104-RZSC chip, various USB controllers (e.g., USB104-RZSC, USB104-RZSC), and various USB controllers (e.g., USB104-RZSC, USB104-RZSC). The diagram shows the internal connections between these components and the external connectors (e.g., USB104-RZSC, USB104-RZSC). The board is populated with various integrated circuits (ICs) and passive components. Key components include the USB104-RZSC chip, various USB controllers (e.g., USB104-RZSC, USB104-RZSC), and various USB controllers (e.g., USB104-RZSC, USB104-RZSC). The diagram shows the internal connections between these components and the external connectors (e.g., USB104-RZSC, USB104-RZSC).

Packaging

Intel's new E2-8000/PX™/Celeron® Hardware Design Guidelines and Schematic Callouts (Intel 97076)

The polarity can be swapped on the USB 1.1 differential pair.

Keep the crystal trace as short as possible. Place the crystal within 2 mm from P5.

Keep the power traces away from I/O signal pairs and clock lines.

Mount power traces as short as possible. Use longer via or at least 30-mil pad, 15-mil hole in power traces.

Use vias to connect the crystal pads to a solid board. To maintain 90 Ω differential impedance, use a solid microvia.

At least one intermediate plane should be used. Keep coupling capacitors close to the capacitor to avoid cross capacitance on the two planes of the capacitor pads.

Routing

Power trace widths should be 27 mils to maintain impedance.

Use the USB signal pair length of 100 mils to maintain impedance.


Distance the trace length of USB trace as much as possible (5 inches).

Use 10 mils for ground and power traces.


Maximum frequency of the GPIB interface is 100 MHz. It is recommended that all lines on the GPIB bus should be length-adjusted within 100 mils.

Powe&Decoupling

The Xilinx Power Estimator (XPE) tool is used to estimate the current on each power rail.





Los datos para las conexiones fueron sacados de UG483 Xilinx (Table 2-2 y Table 2-5) y 7 Series Schematic Review Recommendations.




PCB decoupling guidelines are provided on a per-device basis based on very high utilization so as to cover a majority of use cases. Resource usage consists (in part) of:

- 80% of LUTs and registers at 245 MHz
- 80% block RAM and DSP at 491 MHz
- 50% MMCM and 25% PLL at 500 MHz
- 100% I/O at SSTL 1.2/1.35 at 1.300/800 MHz




Clock



JTAG


Conector para Platform Cable USB II



TDI: JTAG Test Data Input. JTAG chain serialized data input
TDO: JTAG Test Data Output. JTAG chain serialized data output
TCK: JTAG Test Clock. Clock for all devices on a JTAG chain.
TMS: JTAG Test Mode Select. Mode select for all devices on the JTAG chain.


PowerPathControl

Headers para alimentar por etapas.



Config&Boot


M2(0): Configuration Mode 111=Slave Serial configuration.
CCLK: Configuration Clock, in Slave Serial configuration CCLK must be driven from an external clock source, which also provides data.




INIT_B: FPGA drives this pin low when in a configuration reset state, when initializing its configuration memory or when detected a configuration error.
DONE: High indicates completion of the configuration sequence. The DONE output is a open-drain by default.
PROGRAM_B: when is pulsed Low, FPGA configuration is cleared and a new configuration sequence is initiated. (Flanco descendente: Reset y flanco ascendente: la nueva configuracion)
CFGBVS: Configuration Banks Voltage Select. Determines the I/O voltage operating range. High=Range 2.5V to 3.3V, Low=Range 1.8V or less.
PUDC_B: Pull-up during configuration. Low=internal pull-up enable, High=internal pull-up disable.

Slave Serial Mode

Utilizo Slave serial mode para poder configurar la FPGA a través del USB 3.0.




USB-FPGA



AD9364 Interface


CMOS MODE DATA PATH AND CLOCK SIGNALS



| | |
|------|-------------------------|
| Tale | AD9364 Interface |
|------|-------------------------|

| | | |
|--|----------------------|----------|
| Size C | Number 3 | Revision |
| Date: 21/03/2019 | Sheet of 7 | |
| File: D:\Tesis\AD9364 Interface.SchDoc | Drawn By: Omar Lopez | |


RX




Possible mejoras:
1. utilizar Balun para cada diferentes rangos de frecuencia y un selector de RF.
2. Amplificador PGA-102 a la salida de TX

[Balun Link](#)


Clock



TX




TX Monitor




| | | |
|-----------|---------------------------|----------------------|
| Title | | |
| AD9364 RF | | |
| Size | Number | Revision |
| A3 | 4 | |
| Date: | 21/03/2019 | Sheet of 7 |
| File: | D:\Tesis\AD9364 RF\SchDoc | Drawn By: Omar Lopez |

256MB DDR3L with a 16-bit bus




Some system designs can operate without requiring VTT. The approximate system boundaries enabling VTT exclusion are:


- Two or fewer DDR components in the system
- Moderate current draw
- Trace length <2in (5cm)



PowerPathControl



Decoupling



PCB!!!!

- DDR3 single-ended traces are 50 Ohms impedance
- DDR3 Differential traces are 100 Ohms differential impedance
- Route VREF with a 20-25 mil minimum trace to reduce inductance
- Maintain at least a 15-25 mil clearance from VREF to other adjacent traces
- For Interrupt and Interrupt Spacing Design Guidelines look at table TN-46-14: Hardware Tips for Point-to-Point System Design Introduction Page 8.

Trace with:


- DQ lines = 4 mil minimum, 6 mil nominal
- DQS lines = 4 mil minimum, 6 mil nominal
- Address lines = 4 mil minimum, 6 mil nominal
- Command/control lines = 4 mil minimum, 6 mil nominal
- Clock lines = 4 mil minimum, 6-10 mil nominal

Routing:


- Place data tracks on different layers from address and control lines, if possible.
- Match trace lengths for the data group within ±50 mil of each other to diminish skew (serpentine traces (back and forth traces in an "S" pattern to increase trace length) can be used to match lengths).
- If the controller does not specify this, route byte lanes so that ±50 mil is the largest trace-length difference relative to the clock group trace length.
- All DDR differential clock pairs (CK and CKP) must be routed on the same layer.
- DDR systems match CK trace length to CKP trace length ±20 mil, and CK/CKP trace lengths to DQS trace length ±50 mil.
- A 400 mil difference in address, command, or signal-group trace lengths equates to ±4ns ± (1.00ps of propagation delay per pin of trace), or 67ps of skew.
- Keep traces as short as possible, ~2in (5cm)

| | | |
|------------------------------|----------------------|----------|
| Title Memory | | |
| Size C | Number 6 | Revision |
| Date: 21.03.2019 | Sheet of 7 | |
| File: D:\Tessu\Memory_SchDoc | Drawn By: Omar Lopez | |

Leds



GPIO



| | | | | |
|-------|-------------------------|--------|-----------|------------|
| Title | | | | |
| GPIO | | | | |
| Size | | Number | | Revision |
| B | | 7 | | |
| Date: | 21/03/2019 | | Sheet of | 7 |
| File: | D:\Tesis\...GPIO.SchDoc | | Drawn By: | Omar Lopez |

