






[illegible]

Figure 10 is a schematic diagram of the clock circuit. It shows two clock sources: a 10MHz crystal (XTALIN/XTALOUT) and a 10MHz USB-to-UART bridge (VCP-UART). The crystal is connected to the XTALIN and XTALOUT pins of the microcontroller. The USB-to-UART bridge is connected to the VCP-UART pins. The microcontroller is a PIC18F4550. The schematic includes various components like capacitors, resistors, and a 10MHz crystal. Callouts provide additional information: "Frequency Select Configuration for 10MHz crystal (AN1070F Page 11)" for the crystal, "Clock Crystal (AN1070F Page 10)" for the crystal, "See Clock source" for the USB-to-UART bridge, and "Reference FREQUENCY" for the USB-to-UART bridge.


[illegible][illegible][illegible]

## Powe&Decoupling

The Xilinx Power Estimator (XPE) tool is used to estimate the current on each power rail.





Los datos para las conexiones fueron sacados de UG483 Xilinx (Table 2-2 y Table 2-5) y 7 Series Schematic Review Recommendations




PCB decoupling guidelines are provided on a per-device basis based on very high utilization so as to cover a majority of use cases. Resource usage consists (in part) of:

- 80% of LUTs and registers at 245 MHz
- 80% block RAM and DSP at 491 MHz
- 50% MMCM and 25% PLL at 500 MHz
- 100% I/O at SSTL 1.2/1.35 at 1,300/800 MHz



## Config&Boot

M2-0: Configuration Mode 111=Slave Serial configuration.  
CLK: Configuration Clock, in Slave Serial configuration CLK must be driven from an external clock source, which also provides data.



INIT\_B: FPGA drives this pin low when is in a configuration reset state, when is initializing its configuration memory or when detected a configuration error.  
DONE: High indicates completion of the configuration sequence. The DONE output is a open-drain by default.  
PROGRAM\_B: when is pulled Low, FPGA configuration is cleared on a new configuration sequence is initiated. (Flanco descendente: Reset y flanco ascendente: la nueva configuracion)  
CFGVSS: Configuration Banks Voltage Select. Determines the I/O voltage operating range. High=Range 2.5V to 3.3V, Low=Range 1.8V or less.  
PUDC\_B: Pull-up during configuration. Low=internal pull-up enable, High=internal pull-up disable.

No use Temperature-sensing

Program B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B

INIT\_B


INIT\_B

INIT\_B

INIT\_B


INIT\_B

## Clock



## JTAG


Conector para Platform Cable USB II



TDI: JTAG Test Data Input. JTAG chain serialized data input  
TDO: JTAG Test Data Output. JTAG chain serialized data output  
TCK: JTAG Test Clock. Clock for all devices on a JTAG chain.  
TMS: JTAG Test Mode Select. Mode select for all devices on the Jtag chain.


## PowerPathControl

Headers para alimentar por etapas




## Slave Serial Mode

Utilizo Slave serial mode para poder configurar la FPGA a través del USB 3.0.



## USB-FPGA



PCB!!!!  
(INFO sacada de: UG483)

PCB decoupling:

- Bulk capacitors (1210): the low-frequency energy covered by bulk capacitors is not sensitive to capacitor location. Bulk capacitors can be placed almost anywhere on the PCB, but the best placement is as close as possible to the FPGA.
- 0603 and 0803 Ceramic Capacitors: cover the middle frequency range. Placement has some impact on their performance. The capacitors should be placed as close as possible to the FPGA.
- Power:
- High-priority supplies should be placed closer to the FPGA (in the PCB stack-up's top half)
- Low-priority supplies should be placed further from the FPGA (in the PCB stack-up's bottom half)

Routing:

- Clear impedancia de 50 ohms (Single-Ended)
- Clear impedancia de 100 ohms (Differential)
- No user codes a 90 grados

BGA FanOut:

- UCI0199 Recommended Design Rules and Strategies for BGA Devices

XC7A100T-IFPG256C

## FPGA-AD9364

Configuring an FPGA Over USB Using Cypress AN84868

Multi-region Clock Capable pin (MRCC) these pins can route the clock input to multiple clock regions.

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class

Net Class


Net Class

Net Class

Net Class

## FPGA-DDR3

Conexiones utilizando "Design Guidelines" pag 102 de "UG586: 7 Series FPGAs Memory Interface Solutions".




## FPGA ARTIX-7

Site	Number	Revision
Site	2	
Date:	04/07/2019	
File:	D:\Tesis_FPGA_SchDoc	
Sheet of:	7	
Drawn By:	Omar Lopez	

## AD9364 Interface


## CMOS MODE DATA PATH AND CLOCK SIGNALS



Title	<b>AD9364 Interface</b>
-------	-------------------------

Size C	Number <b>3</b>	Revision
Date: 04/07/2019	Sheet of 7	
File: D:\Tesis\...AD9364_Interface.SchDoc	Drawn By: Omar Lopez	


## RX




Possible mejoras:  
1. utilizar Balun para cada diferentes rangos de frecuencia y un selector de RF.  
2. Amplificador PGA-102 a la salida de TX

[Balun Link](#)


## Clock



## TX




## TX Monitor



Title		
AD9364 RF		
Size	Number	Revision
A3	4	
Date:	04/07/2019	Sheet of 7
File:	D:\Tesis\AD9364 RF\SchDoc	Drawn By: Omar Lopez

Following VREF generating solutions:

- For light loads (fewer than four DDR components), connect VDDQ to a VSSQ through a simple resistor divider made up of two equivalent 1k $\Omega$  resistors, each with  $\pm 1$  percent tolerance.
- Micron recommends the following:
  - Route VREF with a 20-25 mil minimum trace to reduce inductance
  - Maintain at least a 15-25 mil clearance from VREF to other adjacent traces
  - Place a 0.1 $\mu$ F capacitor between VREF and VDDQ
  - Place a 0.1 $\mu$ F capacitor between VREF and VSSQ
  - Decouple at each device or connector to minimize noise at each component



- DCB1!!!! single-ended traces are 50 Ohms impedance.
- DRB3 differential traces are 100 Ohms differential impedance.
- DRB2 REF with a 20-ohm termination trace to ground inductance
- Mainline traces are 5-25 mil clearances from REF to other adjacent traces
- For Interfer and Intermap Spacing Design Guidelines look at table TN-14-14: Handling of Pairs-to-Point System Design

Introduction Page 7

Trace with:


- DO Lines = 4 mil minimum, 6 mil nominal
- DQS Lines = 4 mil minimum, 6 mil nominal
- Address Lines = 4 mil minimum, 6 mil nominal
- Command/control lines = 4 mil minimum, 6 mil nominal
- Clock Lines = 4 mil minimum, 6-10 mil nominal

Routing:


- Place data traces on different layers from address and control lines, if possible.
- Match trace lengths for the data bus within ±50 mil of each other to minimize skew
- Separate traces (back and forth traces in an "S" pattern to increase trace length to match lengths
- If the controller does not specify this, route byte lines to that ±50 mil to the target device
- Match lengths for differential signals relative to the clock group traces
- All DRB differential clock pairs (Cn and CnK) must be routed on the same layer
- Match lengths for DQS lines to Cn and CnK lines ±20 mil, and Cn and CnK to Cn and CnK differential clock pairs ±50 mil
- A 50 mil difference in address, command, or signal group traces lengths will add up to ±1.00ps of propagation delay (in fact of traces), or 7% of skew
- Keep traces as short as possible, ~2in (5cm)

Title <b>Memory</b>			
Size C	Number <b>6</b>	Revision	
Date: File:	04/07/2019 D:\Tesis\...Memory.SchDoc	Sheet of Drawn By:	7 Omar Lopez

# Leds



# GPIO



Title			GPIO	
Size	Number	Revision		
B	7			
Date:	04/07/2019	Sheet	of	7
File:	D:\Tesis\...\GPIO.SchDoc	Drawn By:	Omar Lopez	



