


Buck Regulators

VER TODOS LOS COMPONENTES!!




Power Path Selector


External Voltage

LTC4412

AD9364 Power



TPS76801QD USB Power



| Power | | |
|-------|--------|----------|
| Rev | Number | Revision |
| 1 | 5 | 1 |
| 2 | 6 | 2 |
| 3 | 7 | 3 |
| 4 | 8 | 4 |
| 5 | 9 | 5 |
| 6 | 10 | 6 |
| 7 | 11 | 7 |
| 8 | 12 | 8 |
| 9 | 13 | 9 |
| 10 | 14 | 10 |
| 11 | 15 | 11 |
| 12 | 16 | 12 |
| 13 | 17 | 13 |
| 14 | 18 | 14 |
| 15 | 19 | 15 |
| 16 | 20 | 16 |
| 17 | 21 | 17 |
| 18 | 22 | 18 |
| 19 | 23 | 19 |
| 20 | 24 | 20 |
| 21 | 25 | 21 |
| 22 | 26 | 22 |
| 23 | 27 | 23 |
| 24 | 28 | 24 |
| 25 | 29 | 25 |
| 26 | 30 | 26 |
| 27 | 31 | 27 |
| 28 | 32 | 28 |
| 29 | 33 | 29 |
| 30 | 34 | 30 |
| 31 | 35 | 31 |
| 32 | 36 | 32 |
| 33 | 37 | 33 |
| 34 | 38 | 34 |
| 35 | 39 | 35 |
| 36 | 40 | 36 |
| 37 | 41 | 37 |
| 38 | 42 | 38 |
| 39 | 43 | 39 |
| 40 | 44 | 40 |
| 41 | 45 | 41 |
| 42 | 46 | 42 |
| 43 | 47 | 43 |
| 44 | 48 | 44 |
| 45 | 49 | 45 |
| 46 | 50 | 46 |
| 47 | 51 | 47 |
| 48 | 52 | 48 |
| 49 | 53 | 49 |
| 50 | 54 | 50 |
| 51 | 55 | 51 |
| 52 | 56 | 52 |
| 53 | 57 | 53 |
| 54 | 58 | 54 |
| 55 | 59 | 55 |
| 56 | 60 | 56 |
| 57 | 61 | 57 |
| 58 | 62 | 58 |
| 59 | 63 | 59 |
| 60 | 64 | 60 |
| 61 | 65 | 61 |
| 62 | 66 | 62 |
| 63 | 67 | 63 |
| 64 | 68 | 64 |
| 65 | 69 | 65 |
| 66 | 70 | 66 |
| 67 | 71 | 67 |
| 68 | 72 | 68 |
| 69 | 73 | 69 |
| 70 | 74 | 70 |
| 71 | 75 | 71 |
| 72 | 76 | 72 |
| 73 | 77 | 73 |
| 74 | 78 | 74 |
| 75 | 79 | 75 |
| 76 | 80 | 76 |
| 77 | 81 | 77 |
| 78 | 82 | 78 |
| 79 | 83 | 79 |
| 80 | 84 | 80 |
| 81 | 85 | 81 |
| 82 | 86 | 82 |
| 83 | 87 | 83 |
| 84 | 88 | 84 |
| 85 | 89 | 85 |
| 86 | 90 | 86 |
| 87 | 91 | 87 |
| 88 | 92 | 88 |
| 89 | 93 | 89 |
| 90 | 94 | 90 |
| 91 | 95 | 91 |
| 92 | 96 | 92 |
| 93 | 97 | 93 |
| 94 | 98 | 94 |
| 95 | 99 | 95 |
| 96 | 100 | 96 |
| 97 | 101 | 97 |
| 98 | 102 | 98 |
| 99 | 103 | 99 |
| 100 | 104 | 100 |

Diagram illustrating two USB voltage dividers:

- 1.2V USB:** A 1.2V output is shown, connected to a 1.2V_USB label. The divider consists of a 1k resistor and a 2k resistor connected to a 5V source.
- 1.8V USB:** A 1.8V output is shown, connected to a 1.8V_USB label. The divider consists of a 1k resistor and a 2k resistor connected to a 5V source.

Figure 10 is a schematic diagram of the clock circuit. It shows two main clock sources: a 10MHz crystal and a 10MHz USB PLL. The crystal, labeled '10MHz Crystal (ANTH001 Rev. 0)', is connected to pins B2, B4, B6, C6, C7, D7, and D6. The USB PLL, labeled '10MHz USB PLL', is connected to pins D9, D10, D11, B8, B9, C10, C11, C12, D12, and B11. The output of the USB PLL is connected to pin B11. The diagram also shows the connection of the 10MHz USB PLL to the 10MHz crystal. The crystal is connected to pins B2, B4, B6, C6, C7, D7, and D6. The USB PLL is connected to pins D9, D10, D11, B8, B9, C10, C11, C12, D12, and B11. The output of the USB PLL is connected to pin B11. The diagram also shows the connection of the 10MHz USB PLL to the 10MHz crystal.

Pin configuration diagram for the JTAG interface of the PIC18F4550. The diagram shows a 10-pin connector with pins labeled JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_TDO, JTAG_TRST_N, JTAG_VDD, and JTAG_GND. The pins are numbered 1 through 10. A 1.8V_VDD pin is shown connected to the JTAG_VDD pin. The connector is labeled 'PIC18F4550'.

[illegible]

PCB100
INQ **STATUS** **EE** **STATUS** **PC100** **PC100** **Hardware Design Guidelines and Schematics** **CD** **STATUS** **PC100**

The polarity can be swapped on the USB 1.1 differential pair.

Keep the crystal trace as short as possible. Place the crystal within 2 mm from P5.

Keep the power traces away from 18, 19, 20 and clock lines.

Keep power traces as short as possible. Use longer via at least 30 mil and 15 mil to keep in power traces.

Use vias to connect the crystal to the board as much as possible. To maintain 90 degrees differential impedance, a solid microvia is preferred.

At least two microvia pairs should be used. 8 mil coupling capacitor will be required to maintain 90 degrees differential impedance to avoid extra capacitance on the two boards of the capacitor pads.

Routing

Power trace widths should be 27 mil to maintain impedance.

Use the USB signal pair impedance of 90 ohms.


Distance the trace length of USB trace as much as possible (5 inches).

Use 18 mil and 15 mil to keep in power traces.


The maximum frequency of the GPIB interface is 100 MHz. It is recommended that all lines on the GPIB bus should be length matched within 100 mils.

Powe&Decoupling

The Xilinx Power Estimator (XPE) tool is used to estimate the current on each power rail.





Los datos para las conexiones fueron sacados de UG483 Xilinx (Table 2-2 y Table 2-5) y 7 Series Schematic Review Recommendations.




PCB decoupling guidelines are provided on a per-device basis based on very high utilization so as to cover a majority of use cases. Resource usage consists (in part) of:

- 80% of LUTs and registers at 245 MHz
- 80% block RAM and DSP at 491 MHz
- 50% MMCM and 25% PLL at 500 MHz
- 100% I/O at SSTL 1.2/1.35 at 1.300/800 MHz



Config&Boot

M2(0): Configuration Mode 111=Slave Serial configuration.
CCLK: Configuration Clock, in Slave Serial configuration CCLK must be driven from an external clock source, which also provides data.



INIT_B: FPGA drives this pin low when it is in a configuration reset state, when it is initializing its configuration memory or when detected a configuration error.
DONE: High indicates completion of the configuration sequence. The DONE output is a open-drain by default.
PROGRAM_B: when it is pulled Low, FPGA configuration is cleared and a new configuration sequence is initiated. (Flanco descendente: Reset y flanco ascendente: la nueva configuracion)
CFGBVS: Configuration Banks Voltage Select. Determines the I/O voltage operating range. High=Range 2.5V to 3.3V, Low=Range 1.8V or less.
PUDC_B: Pull-up during configuration. Low=internal pull-up enable, High=internal pull-up disable.


Program B

INIT B

CCLK


DONE

Clock



JTAG


Conector para Platform Cable USB II






TDI: JTAG Test Data Input. JTAG chain serialized data input.
TDO: JTAG Test Data Output. JTAG serialized data output.
TCK: JTAG Test Clock. Clock for all devices on a JTAG chain.
TMS: JTAG Test Mode Select. Mode select for all devices on the Jtag chain.

PowerPathControl


Headers para alimentar por etapas.





USB-FPGA



FPGA-AD9364



FPGA-DDR3




FPGA ARTIX-7

| Title | Number | Revision |
|-------|----------------------|----------------------|
| Size | 2 | |
| Date: | 04/04/2019 | Sheet of 7 |
| File: | D:\Tesis\FPGA_SchDoc | Drawn By: Omar Lopez |

AD9364 Interface


CMOS MODE DATA PATH AND CLOCK SIGNALS



| | |
|-------|-------------------------|
| Title | AD9364 Interface |
|-------|-------------------------|

| | | |
|---|----------------------|----------|
| Size C | Number 3 | Revision |
| Date: 04/04/2019 | Sheet of 7 | |
| File: D:\Tesis\...AD9364_Interface.SchDoc | Drawn By: Omar Lopez | |


RX




Possible mejoras:
1. utilizar Balun para cada diferentes rangos de frecuencia y un selector de RF.
2. Amplificador PGA-102 a la salida de TX

[Balun Link](#)


Clock



TX




TX Monitor



| | | |
|-----------|---------------------------|----------------------|
| Title | | |
| AD9364 RF | | |
| Size | Number | Revision |
| A3 | 4 | |
| Date: | 04/04/2019 | Sheet of 7 |
| File: | D:\Tesis\AD9364 RF\SchDoc | Drawn By: Omar Lopez |


256MB DDR3L with a 16-bit bus



PowerPathControl



Decoupling



PCB!!!!

- DDR3 single-ended traces are 50 Ohms impedance
- DDR3 Differential traces are 100 Ohms differential impedance
- Route VREF with a 20-25 mil minimum trace to reduce inductance
- Maintain at least a 15-25 mil clearance from VREF to other adjacent traces
- For Intrepid and Intrepid Spacing Design Guidelines look at table TN-46-14: Hardware Tips for Point-to-Point System Design Introduction Page 8.

Trace with:


- DQ lines = 4 mil minimum, 6 mil nominal
- DQS lines = 4 mil minimum, 6 mil nominal
- Address lines = 4 mil minimum, 6 mil nominal
- Command/control lines = 4 mil minimum, 6 mil nominal
- Clock lines = 4 mil minimum, 6-10 mil nominal

Routing:


- Place data tracks on different layers from address and control lines, if possible.
- Match trace lengths for the data group within ±50 mil of each other to diminish skew (serpentine traces (back and forth traces in an "S" pattern to increase trace length) can be used to match lengths).
- If the controller does not specify this, route byte lanes so that ±50 mil is the largest trace-length difference relative to the clock group trace length.
- All DDR differential clock pairs (CK and CKP) must be routed on the same layer.
- DDR systems match CK trace length to CKP trace length ±20 mil, and CK/CKP trace lengths to DQS trace length ±50 mil.
- A 400 mil difference in address, command, or signal-group trace lengths equates to ±4ns ± (1.00ps of propagation delay per pin of trace), or 67ps of skew.
- Keep traces as short as possible, <2in (5cm)

| | | | |
|------------------------------|----------------------|----------|--|
| Title Memory | | | |
| Size C | Number 6 | Revision | |
| Date: 04/04/2019 | Sheet of 7 | | |
| File: D:\Tessu\Memory_SchDoc | Drawn By: Omar Lopez | | |

Leds



GPIO



| | | | | |
|-------|-------------------------|--------|-----------|------------|
| Title | | | | |
| GPIO | | | | |
| Size | | Number | | Revision |
| B | | 7 | | |
| Date: | 04/04/2019 | | Sheet of | 7 |
| File: | D:\Tesis\...GPIO.SchDoc | | Drawn By: | Omar Lopez |

