


VER TODOS LOS COMPONENTES!!



Functionality:
If only the primary supply is present, the Power Source Selector will power the LTC4412 from the VIN pin.

GATE (Pin 5): Primary P-Channel MOSFET Power Switch Gate Drive Pin. This pin is disabled by the auxiliary power to maintain a forward-biased voltage (VFB) of 20mV between the VIN and SENSE pin when an auxiliary power source is not present. When an auxiliary power source is connected, the GATE pin will pull up to the SENSE pin voltage, turning off the primary P-channel power switch.

[illegible]

VIN (Pin 1): Primary Input Supply Voltage. Supplies power to the internal circuitry and is one of two voltage sense inputs to the internal analog controller (The other input to the controller is the SENSE pin). This input is usually supplied power from a battery or other power source which supplies current to the load. This pin can be bypassed to ground with a capacitor in the range of 0.1 μ F to 10 μ F if needed to suppress load transients.

STAT (Pin 4): Open-Drain Output Status Pin. When the SENSE pin is pulled above the VIN pin with an auxiliary power source by about 20mA or more, the reverse threshold (V_{RT0}) is reached. The STAT pin will then go from an open state to a 10 μ A current sink (SSSENK). The STAT pin current sink can be used, along with an external resistor, to turn on an auxiliary P-channel power switch and/or signal the presence of an auxiliary power source to a microcontroller.

Circuito Copiado de la placa fucommo-4 (a9364 board).





Diagram illustrating the pinout for the 68000 processor, showing connections for pins P4, P5, P6, and P7. Each pin has two signals, one connected to Header 1 and the other to Header 2.


- P4:**
 - Signal 1: 1.5V_A_IN (connected to Header 1 pin 1)
 - Signal 2: 1.5V_A_OUT (connected to Header 2 pin 2)
- P5:**
 - Signal 1: 1.5V_B_IN (connected to Header 1 pin 1)
 - Signal 2: 1.5V_B_OUT (connected to Header 2 pin 2)
- P6:**
 - Signal 1: VDD INTERFACE_OUT (connected to Header 1 pin 1)
 - Signal 2: VDD INTERFACE (connected to Header 2 pin 2)
- P7:**
 - Signal 1: VDDA GPIO_OUT (connected to Header 1 pin 1)
 - Signal 2: VDDA GPIO (connected to Header 2 pin 2)

Diagram showing four I/O pins and their connections:

- I3V_A** is connected to **I3V_A_IN**.
- I3V_B** is connected to **I3V_B_IN**.
- VDD_INTERFACE** is connected to **VDD_INTERFACE**.
- VDDA_GPO** is connected to **VDDA_GPO**.



Regulador recomendado por
Cypress Psp.7 AN70707



$$V_O = V_{ref} * (R1 / R2 + 1)$$

[illegible]

1.2V

1.2V_USB

Header 2

1.8V

1.8V_USB

Header 2

[illegible]

Pin configuration diagram for the JTAG interface of the PDS90C03. The diagram shows a 14-pin package with pins 1 through 14 labeled. Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, and 14 are connected to the JTAG interface. Pin 1 is labeled 'PDS_JTAG_TCK-N'. Pin 2 is labeled 'PDS_JTAG_TCK'. Pin 3 is labeled 'PDS_JTAG_TMS'. Pin 4 is labeled 'PDS_JTAG_TDI'. Pin 5 is labeled 'PDS_JTAG_TDO'. Pin 6 is labeled 'PDS_JTAG_TDO'. Pin 7 is labeled 'PDS_JTAG_TDO'. Pin 8 is labeled 'PDS_JTAG_TDO'. Pin 9 is labeled 'PDS_JTAG_TDO'. Pin 10 is labeled 'PDS_JTAG_TDO'. Pin 11 is labeled 'PDS_JTAG_TDO'. Pin 12 is labeled 'PDS_JTAG_TDO'. Pin 13 is labeled 'PDS_JTAG_TDO'. Pin 14 is labeled 'PDS_JTAG_TDO'. A 1.8V_VDD supply is connected to pin 1. A GND connection is shown at the bottom right.

[illegible]

The schematic diagram illustrates the internal circuitry of a USB 10/100 Ethernet adapter. It features a USB controller IC (V807) connected to a USB connector (X1). The controller's VBUS pin is connected to the positive terminal of the USB connector through a 1kΩ resistor and a 0.1μF capacitor. Its GND pin is connected to ground. The controller's D+ and D- pins are connected to the corresponding pins of the USB connector through 1kΩ resistors. The controller's NC pin is connected to ground. A 300 Ohm resistor is connected between the controller's D+ and D- pins and ground. The controller's R150B1 and R150B2 pins are connected to ground. A 100 nF capacitor is connected between the controller's VBUS pin and ground. A 100 nF capacitor is connected between the controller's GND pin and ground. A 100 nF capacitor is connected between the controller's D+ pin and ground. A 100 nF capacitor is connected between the controller's D- pin and ground. A 100 nF capacitor is connected between the controller's NC pin and ground. A 100 nF capacitor is connected between the controller's R150B1 pin and ground. A 100 nF capacitor is connected between the controller's R150B2 pin and ground. A 100 nF capacitor is connected between the controller's VBUS pin and ground. A 100 nF capacitor is connected between the controller's GND pin and ground. A 100 nF capacitor is connected between the controller's D+ pin and ground. A 100 nF capacitor is connected between the controller's D- pin and ground. A 100 nF capacitor is connected between the controller's NC pin and ground. A 100 nF capacitor is connected between the controller's R150B1 pin and ground. A 100 nF capacitor is connected between the controller's R150B2 pin and ground.

Packaging

Intel's standard E2-8000/PX™/PXC® Hardware Design Guidelines and Schematic Checklist (INTEL707)

The polarity can be swapped on the USB 1.1 differential pair.

Keep the crystal trace as short as possible. Place the crystal within 2 mm from PXS.

Keep the power traces away from I/O signal pairs and clock lines.

Maintain power traces as short as possible. Use longer via or at least 30-mil pad, 15-mil and keep it power traces.

Use split plane technique to separate digital and analog planes.

Use a single layer microstrip or microvia to avoid the need for two microvias or vias in series.

Differential impedance is a useful parameter.

At least one intermediate plane should be used. AC coupling capacitors will require the presence of reference planes to avoid cross capacitance on the pads between the capacitor pads.

Routing

Power trace widths should be 27 mils to tenfold impedance.

Use the USB signal pair impedance of 90 ohms to determine trace width.


Minimize the trace length of USB trace as much as possible (5 inches).

Use 6 mils for ground and 12 mils for power.


The maximum frequency of the GPIB interface is 100 MHz. It is recommended that all lines on the GPIB bus should be length matched within 100 mils.

Powe&Decoupling

The Xilinx Power Estimator (XPE) tool is used to estimate the current on each power rail.





Los datos para las conexiones fueron sacados de UG483 Xilinx (Table 2-2 y Table 2-5) y 7 Series Schematic Review Recommendations




PCB decoupling guidelines are provided on a per-device basis based on very high utilization so as to cover a majority of use cases. Resource usage consists (in part) of:

- 80% of LUTs and registers at 245 MHz
- 80% block RAM and DSP at 491 MHz
- 50% MMCM and 25% PLL at 500 MHz
- 100% I/O at SSTL 1.2/1.35 at 1.300/800 MHz




Config&Boot


M2-0: Configuration Mode 111-Slave Serial configuration.
CLK: Configuration Clock, in Slave Serial configuration. CLK must be driven from an external clock source, which also provides data.




INIT_B: FPGA drives this pin low when in a configuration reset state, when initializing its configuration memory or when detected a configuration error.
DONE: High indicates completion of the configuration sequence. The DONE output is a open-drain by default.
PROGRAM_B: when is pulsed Low, FPGA configuration is cleared and a new configuration sequence is initiated. (Flanco descendente: Reset y flanco ascendente: la nueva configuracion)
CFGVSS: Configuration Banks Voltage Select. Determines the I/O voltage operating range. High=Range 2.5V to 3.3V, Low=Range 1.8V or less.
PUDC_B: Pull-up during configuration. Low=internal pull-up enable, High=internal pull-up disable.




No use Temperature-sensing



Clock




JTAG




TDI: JTAG Test Data Input. JTAG chain serialized data input
TDO: JTAG Test Data Output. JTAG chain serialized data output
TCK: JTAG Test Clock. Clock for all devices on a JTAG chain.
TMS: JTAG Test Mode Select. Mode select for all devices on the Jtag chain.

PowerPathControl





Slave Serial Mode

Utilizo Slave serial mode para poder configurar la FPGA a través del USB 3.0.




USB-FPGA




Configuring an FPGA Over USB Using Cypress AN84868


Multi-region Clock Capable pin (MRCC) these pins can route the clock input to multiple clock regions.




FPGA-AD9364



FPGA-DDR3




Conexiones utilizando "Design Guidelines" pag 102 de "UG586: 7 Series FPGAs Memory Interface Solutions".



FPGA ARTIX-7			
Site C	Number 2	Revision	
Date: 25/07/2019	Drawn By: D.Tessu, J.FPGA.SchDoc	Sheet of: 7	Drawn By: Omar Lopez

AD9364 Interface


CMOS MODE DATA PATH AND CLOCK SIGNALS



Title	AD9364 Interface
-------	-------------------------

Size C	Number 3	Revision
Date: 25/07/2019	Sheet of 7	
File: D:\Tesis\AD9364 Interface.SchDoc	Drawn By: Omar Lopez	


RX




Possible mejoras:
1. utilizar Balun para cada diferentes rangos de frecuencia y un selector de RF.
2. Amplificador PGA-102 a la salida de TX

[Balun Link](#)


Clock



TX




TX Monitor



Title			AD9364 RF	
Size	Number	Revision		
A3	4			
Date:	25/07/2019	Sheet of	7	
File:	D:\Tesis\AD9364 RF\SchDoc	Drawn By:	Omar Lopez	

Following VREF generating solutions:

- For light loads (fewer than four DDR components), connect VDDQ to VSSQ through a simple resistor divider made up of two equivalent 1k Ω resistors, each with ± 1 percent tolerance.
- Micron recommends the following:
 - Route VREF with a 20-25 mil minimum trace to reduce inductance
 - Maintain at least a 15-25 mil clearance from VREF to other adjacent traces
 - Place a 0.1 μ F capacitor between VREF and VDDQ
 - Place a 0.1 μ F capacitor between VREF and VSSQ
 - Decouple at each device or connector to minimize noise at each component



PCB1011

- **DQ01** single-ended traces are 50 Ohms impedance.
- **DQ02** Differential traces are 100 Ohms differential impedance.
- **Route VREF** with a 20-25 mil minimum trace to reduce inductance
- **Route GND** with a 15-20 mil minimum trace from VREF to other adjacent traces
- **Use Interpair and Intrapair Spacing Design Guidelines** look at table TN-46-14
- **Hardware Tips for Paint-to-Paint System Design**
- **Introduction** Pg. 8

Trace width:


- **DQ** lines = 4 mil minimum, 6 mil nominal
- **DQS** lines = 4 mil minimum, 6 mil nominal
- **Address** lines = 4 mil minimum, 6 mil nominal
- **Command/control** lines = 4 mil minimum, 6 mil nominal
- **Clock** lines = 4 mil minimum, 6-10 mil nominal

Routing:


- **Place data traces** on different layers from address and control lines, if possible
- **Place data traces** for the data group with a 50 mil of each other to minimize crosstalk
- **Keep serpentine traces** clock and forth traces in an "S" pattern to increase trace lengths) can be used to match lengths
- **If the controller does not specify this**, route byte lines so that 500 mil is the largest trace-length difference relative to the clock group trace lengths.
- **Place data traces** for the data group with a 50 mil of each other to minimize crosstalk
- **DQ02** systems, match CK trace length to CK0 trace lengths ± 20 mil, and CKCK1 trace lengths ± 20 mil
- **VA** 800 mil difference in address-, command-, or signal-group trace lengths equals 60 dB+ (1.00x of propagation delay per bit of trace), or 67% of signal strength as short as possible. (See "Cm")

Title Memory			
Size C	Number 6	Revision	
Date: File:	25/07/2019 D:\Tesis\...Memory_SchDoc	Sheet of Drawn By:	7 Omar Lopez

Leds



GPIO



Title			GPIO		
Size	Number	7		Revision	
Date:	25/07/2019	Sheet	of	7	
File:	D:\Tesis\...\GPIO.SchDoc	Drawn By:	Omar Lopez		

