
APB SLAVE


Contents

- Block Diagram of Module
- Main Building Blocks of Module
- RTL
- Output waves

Block Diagram




Main Building Blocks




RTL: Bit Synchronizer with Pulse Converter

```
module BIT SYNC (
                       Destination_CLK,
            wire
           wire
                       RST,
           wire
                       ASYNC IN,
                        SYNC_OUT
           reg
//Destination FlipFlop
           FF1;
//Synchronization FlipFlop
           FF2;
reg
//flag
       Pulse Conv flg;
req
//Sequential always
always @(posedge Destination CLK, negedge RST) begin
   if(!RST) begin
       FF1
                    <= 'b0;
       FF2
                    <= 'b0;
    end
   else begin
       FF1
                    <= ASYNC IN;
       FF2
                    <= FF1;
    end
end
```




RTL: Bit Synchronizer with Pulse Converter

```
//Pulse Converter Logic
always@(posedge Destination CLK, negedge RST) begin
   if(!RST) begin
       Pulse_Conv_flg = 'b1;
   end
       if(FF2 == 'b1) begin
          if(Pulse_Conv_flg == 'b1) begin
              SYNC_OUT
                                = 'b1;
              Pulse Conv flg
                                = 'b0;
          end
              SYNC_OUT
                                   'b0;
              Pulse_Conv_flg
                                  'b0;
          end
       end
          Pulse_Conv_flg
                                  'b1;
          SYNC OUT
                                    'b0;
   end
end
```




RTL: Reset Synchronizer


- We have a problem with the Asynchronous reset de-assertion as it may violate recovery time which may get all the flip flops onto a metastable state.
- T_{Recovery}: it is the minimum time for sequential cells that the active low set or reset signal must be de-asserted before the active edge of the clock, to allow the circuit to be recovered from the effect of the asynchronous control signal and the next clock edge can trigger the circuit.



RTL: Reset Synchronizer

• A reset synchronizer synchronizes the de-assertion of reset with respect to the clock domain.







RTL: Reset Synchronizer

```
module RESET_SYNC (
           wire
                       Destination_CLK,
           wire
                       RST,
                       SYNC RST
output
          reg
//Destination FlipFlop
           FF1;
reg
//Sequential always
always @(posedge Destination_CLK, negedge RST) begin
   if(!RST) begin
        FF1
                           <= 'b0;
        SYNC_RST
                           <= 'b0;
   end
    else begin
        FF1
                           <= 'b1;
       SYNC RST
                           <= FF1;
    end
end
```


☐ Write Transaction: 1. Reset




☐ Write Transaction : 2. Setup Phase




☐ Write Transaction: 3. Access Phase




☐ Write Transaction : 4. Storage Data on S_CLK




☐ Write Transaction : 5. Waiting for Grant Access




☐ Write Transaction : 6. Grant Access Approved



☐ Write Transaction : 7. Config Space ACK came




☐ Write Transaction: 8. Transaction Completed



Read Transaction: 7. CS ACK and Valid Came

(Data = 'd85, Config Space data = 'd150 Address = d'34, Strobes = 'b0000)



☐ Read Transaction: 8. Reading CS Data ('d150)

(Data = 'd85, Config Space data = 'd150 Address = d'34, Strobes = 'b0000)

