

axi_fir_filter_v1_0_0
s01_axis
s00_axi
s00_axi_aclk
s00_axi_aresetn
m02_axis_aclk
m02_axis_aresetn
s01_axis_aclk
s01_axis_aresetn
m02_axis
axi_fir_filter_v1_0_v1_0
axis_data_fifo_3
S_AXIS
s_axis_aresetn
m_axis_aresetn
s_axis_aclk
m_axis_aclk
M_AXIS
axis_data_count[31:0]
axis_wr_data_count[31:0]
axis_rd_data_count[31:0]
AXI4-Stream Data FIFO
S_AXIS_0
reset_0_1
clk_in1_1
axis_data_fifo_1
S_AXIS
s_axis_aresetn
s_axis_aclk
M_AXIS
axis_data_count[31:0]
axis_wr_data_count[31:0]
axis_rd_data_count[31:0]
AXI4-Stream Data FIFO
M_AXIS_0
microblaze_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M00_AXI
AXI Interconnect
mdm_1
MBDEBUG_0
Debug_SYS_Rst
MicroBlaze Debug Module (MDM)
microblaze_0
INTERRUPT
DEBUG
Clk
Reset
MicroBlaze
DLMB
ILMB
M_AXI_DP
microblaze_0_local_memory
DLMB
ILMB
LMB_Clk
SYS_Rst
rst_clk_wiz_1_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
reset_0
clk_wiz_1
reset
clk_in1
clk_out1
locked
clk_in1_0
Clocking Wizard