

# **Embedded Systems**

Boot Ver 1.0

Carlo Brandolese, William Fornaciari AA 2020-2021

# **Boot**



# What is the «boot» of a system? Several components that interact together

■ A sequence of steps that bring a system from power on to its fully operational state

# Complexity varies depending on the system

# Involves several hardware/software components

- Hardware platform
- Microntroller / microprocessor
- BIOS
- Bootloader
- Operating system
- Application

# Linux – A very complete example



### Hardware

| 1 | Power on The system is given power   |
|---|--|
| 2 | Reset The CPU / MCU is kept in reset until a stable state of the power supply is reached             |
| 3 | PLL Lock The CPU / MCU start the oscillators and waits for the frequency output of the PLL is stable |

### **BIOS**

| 4 | POST Executes from Flash or ROM and performs an initial system self-test |
|---|--|
| 5 | Peripherals Looks for other peripheral's BIOSs and executes them         |

| 5 | Memory, HD, ports Finds available memory, available communication ports and detects HD settings |
|---|---|
| 6 | Boot sequence Determines the boot sequence based on prior user settings                         |
| 8 | Bootloader Executes the system-specific bootloader  |

### Bootloader

| 9  | <b>Loading</b> Locates and loads the kernel at a fixed physical memory address                            |
|----|---|
| 10 | Starts execution Determines the starting address of the kernel and starts executing from that entry point |

# Linux – A very complete example



### Linux

| LITIGA |  |
|--------|--|
| 11     | <b>Modules</b> The Linux kernel load additional modules and sets the kernel services up (IPC, VM,) |
| 12     | Init The kernel start the first process  |
| 13     | Services Based on the runleve, init starts all the services  |
| 14     | <b>Login</b> The init process runs the login process, allowing uses to access the system           |
| 15     | Shell Upon succesful login, a shell is started and the user can interact with th system            |

### **Application**

|    | User application                        |
|----|---|
| 16 | Finally the user application is started |





# Despite the complexity of the process, one step is crucial

- Step 4: The BIOS starts executing
- It is the moment when
  - The hardware startup is finshed
  - The first firmware instruction is executed

# Every processor-based system must undergo this step

- The process is the same for all systems
- Differ only with respect to the memories involved





# We consider a system with

- A microcontroller
- A flash memory where the binary executable is stored
- A RAM memory where data will reside during execution

### We will also assume that

- The binary contains the entire code to run
  - May be the BIOS, a bare-metal application or an application linked with the OS
- The code will be executed directly from flash
  - The case where the code is executed from RAM (mostly in general purpose microprocessor-based systems or larger emebdded systems) is very similar





# The flash memory contains «sections»

TEXT: The executable code

RODATA: Constants

DATA: Initialized variables

BSS: Non-initialized variables

# **Several binary formats**

- Some formats actually define and describe the sections (e.g. ELF)
- Other formats are agnostic and rely on the software itself to identify the sections (e.g. HEX, BIN, S19, ...)





# The TEXT section contains three logicly different types of information Interrupt Vector Table

- A fixed-size table containing
  - The initial stack pointer
  - The address of the «reset handler»
  - The addresses of the interrupt service routines

# Startup code

- A portion of code that will initialize the system
- Normally available from MCUs vendors
- Written in assembly

# **Application code**

The binary executable of the application

| Interrupt Vector Table | Initial Stack Pointer |
|------------------------|-----------------------|
|                        | Reset Handler         |
|                        | Handler_1             |
|                        |                       |
|                        |                       |
|                        | Handler_n             |
| Startup code           |                       |
| Application code       |                       |





### When the microcontroller exits from reset

- Loads the program counter with the address in the second entry of the interrupt vector table
- Starts executing the code from that address, i.e. executes the reset handler

# More in general

- The base of the IVT may not be fixed but stored in a register of the MCU
  - ARM Cortex-M0: Address is fixed to 0x80000000
  - ARM Cortex-M4: Offset from 0x80000000 stored in register VTOR
  - The position of the reset handler address in the table depends on the specifc MC
    - Being the second entry is, though, rather common





# The reset handler start executing and performs a sequence of operations Copies the initial stack pointer address into the SP

- Sometimens two stack pointers are used (SSP, MSP)
- From this moment on, the stack exists and functions can be called

# Invokes a «system initialization» function

Usually configures the clocks and waits for PLLs to become stable


# **Prepares memory for execution**

- Copies DATA section from flash to RAM according to linker script directives
- Zero-fills the area corresponding to the BSS section

# Jumps to main

- Here is the entry point of the application (or application plus OS)
- This is a jump, not a function call

### **Flash Memory**





## **MCU Registers**


| PC | 0x00000000 |
|----|------------|
| SP | 0x00000000 |


# **RAM Memory**


### **Flash Memory**















# STMicroelectronics startup code

STM32F0 ARM Cortex-M0











```
AREA
              |.text|, CODE, READONLY
Reset Handler:
       PROC
                                                                              - Initial stack address
             R0, = __initial_sp ; set stack pointer <--
       LDR
              MSP, RO
       MSR
```





```
Single section scheme.
  The ranges of copy from/to are specified by following symbols
    etext: LMA of start of the section to copy from. Usually end of text
    data start : VMA of start of the section to copy to
    data end : VMA of end of the section to copy to
  All addresses must be aligned to 4 bytes boundary.
       LDR R1, = etext \leftarrow
                                                                                    -DATA section start in flash
       LDR R2, = data start
       LDR R3, = data end

    DATA section start/end in RAM

              R3, R2
       SUBS
              .L loop1 done
       BLE
.L loop1:
       SUBS
               R3, #4
       LDR R0, [R1,R3] STR R0, [R2,R3]
                                                                                    -Copies data
              .L loop1
       BGT
.L loop1 done:
```





```
Single BSS section scheme.
 The BSS section is specified by following symbols
   bss start : start of the BSS section.
   bss end : end of the BSS section.
 Both addresses must be aligned to 4 bytes boundary.
      LDR R1, = bss start
      LDR R2, = bss end \leftarrow
                                                                          -BSS section start/end in RAM
            R0, 0
      MOVS
            R2, R1
      SUBS
            .L loop3 done
      BLE
.L loop3:
      -Zeroes data
.L loop3 done:
```





```
ApplicationStart
                                                                              Calls system init function
              LDR
       BLX
              R0
                                                                              -Calls main()
       LDR
              R0, = main \leftarrow
       BX
       ENDP
```

# Infineon startup code

XMC4700 ARM Cortex-M4





```
.align 2
  .qlobl
         Vectors
  .type
         Vectors, %object

    Vector table base address.

.long
         initial sp
                                     /* Top of Stack
                                                                                  -Stack pointer and reset handler
         Reset Handler
                                     /* Reset Handler
  .long
         NMI Handler
                                     /* NMI Handler
                                                                          */
  Entry
  Entry
         HardFault Handler
                                     /* Hard Fault Handler
         MemManage Handler
                                     /* MPU Fault Handler
  Entry

    Service call

         SVC Handler
                                     /* SVCall Handler
  Entry
         DebugMon Handler

    Debugger support

                                     /* Debug Monitor Handler
  Entry
         PendSV Handler
                                     /* PendSV Handler
  Entry
                                                                                  -RTOS system tick handler
         SysTick Handler
                                     /* SysTick Handler
  Entry
  /* Interrupt Handlers for Service Requests (SR) from XMC4700 Peripherals
                                    /* Handler name for SR SCU 0
  Entry
         SCU 0 IRQHandler
         ERU0 0 IRQHandler
                                    /* Handler name for SR ERU0 0
  Entry
         ERU0 1 IRQHandler
                                    /* Handler name for SR ERU0 1
                                                                          * /
  Entry
         VADCO CO O IRQHandler
                                     /* Handler name for SR VADCO CO 0
                                                                               ← Peripheral ISR
  Entry
  . . .
         VADCO CO 1 IRQHandler
                                     /* Handler name for SR VADCO CO 1
  Entry
         VADCO CO 2 IRQHandler
                                     /* Handler name for SR VADCO CO 1
  Entry
         VADCO CO 3 IRQHandler
                                     /* Handler name for SR VADCO CO 3
  Entry
       Vectors, . - Vectors ←

    Vector table size
```





```
/* Reset Handler */
   .globl Reset Handler
   .type Reset Handler, %function
Reset Handler:
   ldr sp, = initial sp <
                                                                                 - Initializes the stack
   ldr r0, = SystemInit <
   blx r0
                                                                                 -Calls the system init function
/* Default exception Handlers - Users may override this default
* functionality by defining handlers of the same name in their
 * C source code
   .weak Default Handler
   .type Default Handler, %function
Default Handler:
                                                                                 - Default handler
```





```
/* Initialize DATA section
* Between symbol address copy table start and copy table end ,
* there are array of triplets, each of which specify:
* offset 0: LMA of start of a section to copy from
* offset 4: VMA of start of a section to copy to
* offset 8: size of the section to copy. Must be multiply of 4
* All addresses must be aligned to 4 bytes boundary.
* /
   ldr r4, = copy table start
   ldr r5, = copy table_end__
.L loop0:
   cmp r4, r5
   bge .L loop0 done
  ldr r1, [r4]
                                                                                -For each sub-section in DATA
   ldr r2, [r4, #4]
   ldr r3, [r4, #8]
.L loop0 0:
   subs r3, #4
   ittt ge
   ldrge r0, [r1, r3]
                                                                                -Copies the sub-section
   strge r0, [r2, r3]
   bge .L loop0 0
   adds r4, #12
   b .L loop0
.L loop0 done:
```





```
/* Zero initialized data (BSS)
* Between symbol address zero table start and zero table end ,
* there are array of tuples specifying:
  offset 0: Start of a BSS section
   offset 4: Size of this BSS section. Must be multiply of 4
            r3, = zero table start
        ldr
            r4, = zero table end
.L loop2:
              r3, r4
        bge .L_loop2_done

    For each sub-section in BSS

              r1, [r3]
              r2, [r3, #4]
             r0, 0
        movs
.L loop2 0:
             r2, #4
        subs
        itt
        strge r0, [r1, r2]
                                                                           -Zeroes the sub-section
        bge .L loop2 0
        adds r3, #8
              .L loop2
.L loop2 done:
```





```
Start:
                                                                      -Jumps to main()
 ldr r0, = main ←
 blx r0
                                                                      -Should never reach here
```

Simplified description



# An application is loaded to the MCU flash with a programmer

- Requires dedicated hardware and software tools
- Can only be done in a controlled environment, e.g. laboratory, EoL

# When in-field firmware update is required a bootloader is needed

# A bootloader is a program with the following three main functionality

- Receive a firmware binary from some communication system
- Copy the new firmware in flash, replacing the old one
- Executing the new firmware



### When a bootloader is needed

- It is the first software being executed
- Its vector table is located at the default address
- It has a dedicated flash area
- Coexists with the firmware
- It is a different binary

# **Critical aspects**

- The bootloader and the application have different interrupt vector tables
- The bootloader must know how to execute the application

**Application** 

**Application IVT** 

Bootloader

**Bootloader IVT** 



# Suppose that the bootloader

- Has already received a new firmware
- Has copied the new firmware in the correct position
- Has verified that the new firmware is «correct», e.g. by means of CRC checking

### The bootloader must now

- Switch to the correct IVT
- Start the execution of the firmware

### The bootloader must now

- The MCU has a dedicated register for IVT offset
- The MCU does not have such a register





# In this case the operations to be performed are the following

# Prepare the firmware execution

- Disable all interrupts and clear all pending interrupts, to avoid servicing and interrupt according to the new table while still executing the bootloader code on the bootloader stack
- Wait for all memory operation completion

### **Execute firmware**

- Switch to the new IVT by assigning a new value to the IVT offset register
- Load the stack pointer with the value in the new IVT
- Jump to the reset handler address in the new IVT





# In this case the interrupt vector table

- May reside at two fixed addresses, one in Flash and one in RAM
- The bootloader execution assumes that its IVT is in flash.

# Prepare the firmware execution

- Disable all interrupt and clar pending ones
- Copy the new IVT from Flash to RAM

### **Execute firmware**

- Switch to the new IVT by enabling memory «remapping»
- Load the stack pointer with the value in the new IVT
- Jump to the reset handler address in the new IVT