


A.A. 2021-2022

Elementi di Elettronica (INF)



Prof. Paolo Crippa

Inverter

Caratteristiche dell'Inverter



Margini di Immunità ai Disturbi



deve essere:


$$V_{IL_MAX} > V_{OL_MAX}$$

$$V_{OH_MIN} > V_{IH_MIN}$$

$$|A_v| < 1$$

In condizioni statiche la porta deve lavorare in una delle regioni con

Margini di Immunità ai Disturbi




Δ_H = margine di immunità ai disturbi sui valori alti

Δ_L = margine di immunità ai disturbi sui valori bassi

margine di immunità della porta = $\min (\Delta_H, \Delta_L)$ (caso peggiore)

Inverter NMOS con Carico Resistivo



$$I_D = \frac{V_{DD} - V_{OUT}}{R}$$

$$I_{sub}, \quad \text{per } V_{IN} \leq V_{TH}$$

Cut - off (1)


$$\frac{\beta}{2} \cdot (V_{IN} - V_{TH})^2 \quad \text{per } V_{IN} \geq V_{TH}, \quad \text{per } V_{OUT} \geq V_{IN} - V_{TH}$$

Saturazione (2)

$$\beta \cdot \left[(V_{IN} - V_{TH}) \cdot V_{OUT} - \frac{V_{OUT}^2}{2} \right] \quad \text{per } V_{IN} \geq V_{TH},$$

$\text{per } V_{OUT} \leq V_{IN} - V_{TH}$ **Triodo** (3)

Inverter NMOS con Carico Resistivo



Nella regione (1) $\frac{V_{DD} - V_{OUT}}{R} \cong 0$

$$\rightarrow V_{OUT} = V_{DD} = V_{OH}$$

Nella regione (3) con $V_{IN} = V_{DD}$

$$\frac{V_{DD} - V_{OL}}{R} = \beta \cdot \left[(V_{DD} - V_{TH}) \cdot V_{OL} - \frac{1}{2} \cdot V_{OL}^2 \right]$$

$$V_{OL} \cong \frac{V_{DD}}{1 + \beta \cdot R \cdot (V_{DD} - V_{TH})} \rightarrow 0V$$


Inverter NMOS con Carico Resistivo

La pendenza nella regione (2) è


$$\frac{dV_{OUT}}{dV_{IN}} = A_v \rightarrow -\frac{1}{R} \cdot \frac{dV_{OUT}}{dV_{IN}} = \beta \cdot (V_{IN} - V_{TH})$$

$$A_v = \frac{dV_{OUT}}{dV_{IN}} = -\beta \cdot (V_{IN} - V_{TH}) \cdot R$$

A_v aumenta in modulo all'aumentare di R e β .



Inverter NMOS con Carico Attivo



**M_L è sempre
in
saturazione**

$$I_D = I_L$$

$$I_L = \frac{\beta_L}{2} \cdot (V_{GS} - V_{TH})^2 = \frac{\beta_L}{2} \cdot (V_{DD} - V_{OUT} - V_{TH})^2$$

$$I_{sub} ,$$

$$\text{per } V_{IN} \leq V_{TH} \quad \textbf{Cut - off} \quad (1)$$

$$I_D = \left\{ \begin{array}{l} \frac{\beta_D}{2} \cdot (V_{IN} - V_{TH})^2 \end{array} \right.$$

$$\text{per } V_{IN} \geq V_{TH} , \quad \textbf{Saturazione} \quad (2)$$


$$\text{per } V_{OUT} \geq V_{IN} - V_{TH}$$

$$\beta_D \cdot \left[(V_{IN} - V_{TH}) \cdot V_{OUT} - \frac{V_{OUT}^2}{2} \right]$$

$$\text{per } V_{IN} \geq V_{TH} , \quad \textbf{Triodo} \quad (3)$$

$$\text{per } V_{OUT} \leq V_{IN} - V_{TH}$$

Inverter NMOS con Carico Attivo




Nella regione (1) $V_{IN} \leq V_{TH}$, $I_D = I_{sub} \cong 0$

$$\text{ma } I_D = I_L = \frac{\beta_L}{2} \cdot (V_{GS} - V_{TH})^2 = 0 \Rightarrow (V_{GS})_L = V_{TH}$$

$$(V_{GS})_L = V_{DD} - V_{OUT} = V_{TH} \rightarrow V_{OUT} = V_{OH} = V_{DD} - V_{TH} \quad (\text{max valore di } V_{OUT})$$

Inverter NMOS con Carico Attivo



Nella regione (3)

$$\frac{\beta_L}{2} \cdot \left[(V_{DD} - V_{OL}) - V_{TH} \right]^2 = \beta_D \cdot \left[(V_{DD} - V_{TH}) \cdot V_{OL} - \frac{V_{OL}^2}{2} \right]$$

$$\frac{\beta_L}{2} \cdot (V_{DD} - V_{TH})^2 \cong \beta_D \cdot (V_{DD} - V_{TH}) \cdot V_{OL}$$

$$V_{OL} \cong \frac{\beta_L}{2 \cdot \beta_D} \cdot V_{OH} \quad \text{deve essere} \quad \frac{\beta_L}{\beta_D} \ll 1$$

Inverter NMOS con Carico Attivo


Nella regione (2)

$$\frac{\beta_D}{2} \cdot (V_{IN} - V_{TH})^2 = \frac{\beta_L}{2} \cdot (V_{DD} - V_{OUT} - V_{TH})^2$$

Calcoliamo la derivata rispetto a V_{IN}


$$\beta_D \cdot (V_{IN} - V_{TH}) = -\beta_L \cdot (V_{DD} - V_{OUT} - V_{TH}) \cdot \frac{dV_{OUT}}{dV_{IN}}$$

$$A_v = \frac{dV_{OUT}}{dV_{IN}} = -\frac{\beta_D \cdot (V_{IN} - V_{TH})}{\beta_L \cdot (V_{DD} - V_{OUT} - V_{TH})}$$





Tecnologia CMOS


Realizzazione in tecnologia planare CMOS di un nMOSFET e di un pMOSFET



Inverter CMOS



Inverter CMOS



A) $0 \leq V_{IN} \leq V_{TN}$

$$\Rightarrow M_N = \text{OFF} \Rightarrow I_N = 0 \Rightarrow I_P = 0$$

$$\beta_P \cdot \left[(V_{SG} + V_{TP}) \cdot (V_{DD} - V_{OUT}) - \frac{(V_{DD} - V_{OUT})^2}{2} \right] = 0$$


$$\Rightarrow V_{OUT} = V_{DD} = V_{OH}$$

Inverter CMOS

B) $V_{TN} < V_{IN} < V_{DD}/2$

M_N saturazione


M_P non saturazione (triode)



$$\begin{cases} I_N = \beta_N \cdot \frac{(V_{IN} - V_{TN})^2}{2} \\ I_P = \beta_P \cdot \left[(V_{DD} - V_{IN} + V_{TP}) \cdot (V_{DD} - V_{OUT}) - \frac{(V_{DD} - V_{OUT})^2}{2} \right] \end{cases}$$

$$I_N = I_P$$

Inverter CMOS




C) M_N saturazione M_P saturazione

$$I_N = I_P \quad \Rightarrow \quad \frac{\beta_N}{2} \cdot (V_{IN} - V_{TN})^2 = \frac{\beta_P}{2} \cdot (V_{DD} - V_{IN} + V_{TP})^2$$

- Se $\beta_N = \beta_P$, $V_{TP} = -V_{TN} = -V_{TH}$

$$(V_{IN} - V_{TH})^2 = (V_{DD} - V_{IN} - V_{TH})^2 \quad \Rightarrow \quad V_{IN} = \frac{V_{DD}}{2}$$

Inverter CMOS




D) $V_{DD}/2 < V_{IN} < V_{DD} + V_{TP}$

M_N non saturazione M_P saturazione

$$\begin{cases} I_N = \beta_N \cdot \left[(V_{IN} - V_{TN}) \cdot V_{OUT} - \frac{V_{OUT}^2}{2} \right] \\ I_P = \frac{\beta_P}{2} \cdot (V_{DD} - V_{IN} + V_{TP})^2 \end{cases}$$

Inverter CMOS



$$E) V_{IN} \geq V_{DD} + V_{TP} \Rightarrow V_{SG} \leq -V_{TP} \Rightarrow M_P = \text{OFF} \Rightarrow I_P = 0$$

$$I_P = I_N = \beta_N \cdot \left[(V_{IN} - V_{TN}) \cdot V_{OUT} - \frac{V_{OUT}^2}{2} \right] = 0 \quad \text{deve essere} \quad V_{OUT} = V_{OL} = 0$$

Inverter CMOS

