


LAB 3

Part 1 (Sizing Chart):


Circuit:



//comments:

- Intrinsic gain is related to (g_m-id) ratio, this ratio is sizing dependent as it is normalized figure so we can use in sizing process.
- (g_m-id) ratio is considered an indicator to the inversion size in the channel of the transistor.
- If (g_m-id) ratio is large then we have high gain, biasing move in the weak inversion direction, low power region, low speed, and large area.
- But if (g_m-id) ratio is small then we have a large speed, low gain, and small size.
- V^*Q is in moderate inversion region, So it is good starting point for any general purpose design.


V* plot:



//comments:

- A Dc analysis is done to sweep on VGS from 0 to (Vth+0.4) = 0.8 V with a 10m V step size.
- $V^* = 2 \cdot I_D / g_m$, so v^* is plotted by sending the I_D and g_m to the calculator to get their expressions then v^* equation is built.
- And for plotting Vov :
 - $V_{ov} = V_{gs} - V_{th}$, so V_{ov} is plotted by sending V_{gs} and V_{th} to that calculator to get their expressions, then V_{ov} is plotted.


V^* and V_{ov} plot (after modifying the Y-axis):



//comments:

- The Y-axis constraints were modified to have the same range.
- From the plotting, it is clear that before the subthreshold operation as we go down the threshold value it is found that the deviation is large between the V^* & V_{ov} .
- And they are very close at the moderate values (moderate inversion) which is between subthreshold and under saturation.
- In saturation there is discrepancy as the device is still short channel, but this discrepancy is somehow acceptable.
- Generally, in real V_{Dsat} of a transistor the curve of V^* and V_{ov} will be closer than this.
- And you will notice that at the beginning of the strong inversion region, V^* and V_{ov} are relatively close to each other (i.e., square-law is relatively valid). For deep strong inversion (large V_{ov} : velocity saturation and mobility degradation) or weak inversion (near-threshold and subthreshold operation) the behavior is quite far from the square-law (although we are using $L = 2\mu m$).
- Since, $V^*Q = 160mV \rightarrow$ then we get from the graph that $V_{gsQ} = 601mV$ and $V_{ovQ} = 160.3mV$.
- Then, we get the values of I_d , g_m and g_{ds} at the V_{gsQ} (601mV) and will be named I_{Dx} , g_{mx} , and g_{dsx} respectively.


ID plot:



//comments:

- Then, $I_{Dx} = 58.5\text{ uA}$
- There is difference between required I_D and I_{Dx} due to linearity between device width and current, so a simple scaling is done to get the actual width *_in the next pages*


gm plot:



//comments:

- Then, $g_{mx} = 737.2929\text{ uS}$

gds plot:



//comments:

- Then, $g_{dsx} = 7.251141\mu$


//comments:

- Now back to the assumption that we made that $W = 10\mu m$. This is not the actual value that we will use for our design. But the good news is that ID is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square-law is valid or no). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be $IDQ = 15\mu A$ as given in the specs, So we Calculate W as shown below.
- Then actual width = 2.56μ
- And by using the cross-multiplication method again we get:
 - $g_{mq} = 189.04\mu$
 - $g_{dsq} = 1.859\mu$
 - $r_{oq} = 1/g_{dsq} = 537.9k\ \Omega$

Part 2 (Cascode for gain):

1st OP Analysis


Circuit:



//comments:

- We will choose V_b such that we put VDS margin on the transistor as we don't want our bias to be at the edge of the triode saturation.
- So we will Choose V_B (the cascode device bias voltage) such that M2 has $V_{DS} \approx V * + 100mV(260mV)$ so we will sweep V_B and plot V_{DS} vs V_B to help in choosing a good value for V_B).
- We need to bias transistors in saturation; however, the output node is a high impedance node; thus, it is difficult to control its DC voltage. As a workaround in simulation, we use a feedback loop and resistors with different resistances in DC/AC to change the circuit connections in DC/AC simulations (use the AC property in ideal_resistor). The input transistor is diode connected for DC simulation (always in saturation), while in AC simulation the feedback is disconnected, and the AC input source is connected. Set the feedback resistance $1m\Omega$ DC and $1T\Omega$ AC and set the source resistance oppositely.


VDS vs VB:



//comments:

- Then we get the best value for V_b at M1 vds = 260m V.
- Then best value for V_b = 933.045m V.

DC OP:



//comments:


- It is clear that all transistors operate in saturation.
- They have different Vth due to the body effect.
- $G_m \gg g_{ds}$ (as $G_m/g_{ds} > 10$)
- $G_m > g_{mb}$ → as the ratio between them is technology dependent and depend on ratio of junction capacitance to oxide capacitance.
- $C_{gs} > c_{gd}$ → due to pinch off
- $C_{sb} > c_{bd}$ → because they are reverse biased junctions where depletion capacitance decreases as applied reverse voltage increases and since drain current is at potential higher than source then $c_{sb} > c_{bd}$.

2nd AC Analysis


//comments:

- An AC analysis is made (1Hz:10GHz, logarithmic, 10points/decade).

Gain VOUT_1:



Gain VOUT_2:



//comments:

- Since $V_{in} = 1$, then gain = V_{out} .

bandwidth VOUT_1:

bandwidth(mag(v("/VOUT1" ?result... x	
WN	bandwid..."low")
1 2.560E-6	323.9E3


bandwidth VOUT_2:

bandwidth(mag(v("/VOUT2" ?result... x	
WN	bandwid..."low")
1 2.560E-6	7.181E3


Expressions for VOUT_1 & VOUT_2:

Test	Output	Nominal	Spec	Weight	Pass/Fail
lab_3_part_2:lab3_tb:1	bandwidth(mag(v("/VOUT1" ?result "ac")) 3 "low")	323.9k			
lab_3_part_2:lab3_tb:1	bandwidth(mag(v("/VOUT2" ?result "ac")) 3 "low")	7.181k			
lab_3_part_2:lab3_tb:1	dB20(VF("/VOUT1"))				
lab_3_part_2:lab3_tb:1	ymax(dB20(VF("/VOUT1")))	39.3			
lab_3_part_2:lab3_tb:1	ymax(mag(VF("/VOUT1")))	92.24			
lab_3_part_2:lab3_tb:1	gainBwProd(VF("/VOUT1"))	29.95M			
lab_3_part_2:lab3_tb:1	dB20(VF("/VOUT2"))				
lab_3_part_2:lab3_tb:1	ymax(dB20(VF("/VOUT2")))	72.12			
lab_3_part_2:lab3_tb:1	ymax(mag(VF("/VOUT2")))	4.038k			
lab_3_part_2:lab3_tb:1	gainBwProd(VF("/VOUT2"))	29.06M			

DC gain VOUT_1:



DC gain VOUT_2:



BODE plot :



