Omar Nour Eldin Mohamed Khalil

Synchronous FIFO

SV project

FIFO design before modification has 3 Bugs which are:

Underflow is designed to be combinational	
Almostfull is assigned to be (FIFO_depth-2)	
Reset doesn't clear all the sequential flags	

Verification plan:

Randomize input data and pass randomized values to object from FIFO_transaction class
Then that object will be passed to two parallel threads (using fork join) → sample function and
check data function
Check data will compare the DUT and reference objects
Reference function will be built
If the data is correct, contents of the queue will be displayed and correct_count ++

Else, an error message will be displayed and error_count++

A test_finished signal is asserted in the Testbench

If test_finished signal == 1, then simulation stops

RTL design with bugs:

```
always @(posedge interface_object.clk or negedge interface_object.rst_n) begin

if (linterface_object.rst_n) begin

wr_ptr <= 0;

end

else if (interface_object.wr_en && count < interface_object.FIFO_DEPTH) begin

mem[wr_ptr] <= interface_object.data_in;

interface_object.wr_ack <= 1;

wr_ptr <= wr_ptr + 1;

end

else begin

interface_object.wr_ack <= 0;

if (interface_object.wr_ack <= 0;

if (interface_object.overflow <= 1;

else

else

interface_object.overflow <= 0;

else

interface_object.overflow <= 0;

else

end

end
```

```
assign interface_object.full = (count == interface_object.FIFO_DEPTH)? 1 : 0;
assign interface_object.empty = (count == 0)? 1 : 0;
assign underflow = (interface_object.empty && interface_object.rd_en)? 1 : 0;
assign interface_object.almostfull = (count == interface_object.FIFO_DEPTH-2)? 1 : 0;
assign interface_object.almostempty = (count == 1)? 1 : 0;
```

```
property p1;

#(possedge interface_object.ck) disable iff(linterface_object.rst_n) (interface_object.wr_en && !interface_object.full) |-> interface_object.wr_ack;
endproperty

write_acknowledge: assert property(p1);

write_acknowledge: assert property(p1);

property p2;

#(possedge interface_object.ck) disable iff(linterface_object.rst_n) (interface_object.empty && interface_object.rd_en) |-> interface_object.underflow;
endproperty

underflow_cover: cover property(p2);

property p3;

#(possedge interface_object.ck) disable iff(linterface_object.rst_n) (interface_object.full & interface_object.wr_en) |-> interface_object.overflow;
endproperty
overflow_assertion: assert property(p3);

overflow_assertion: assert property(p3);

overflow_assertion: assert property(p3);

property p4;

#(possedge interface_object.ck) disable iff(linterface_object.rst_n) (linterface_object.full & interface_object.wr_en & linterface_object.rd_en) |-> (count == $past(count) + 4'b0001 );
endproperty
increment_scorer: cover property(p4);

property p6;

#(possedge interface_object.ck) disable iff(linterface_object.rst_n) (linterface_object.empty && interface_object.rd_en && linterface_object.wr_en & linterface_object.wr_en |-> (count == $past(count) + 4'b0001 );
endproperty
increment_cover: cover property(p4);

### Property p6;
### Property
```

Coverage → with bugs:

//the full coverage report will be found in the .rar file

Ouesta snippets → with bugs

```
# error counter ==> 141, correct counter ==> 11
```

After fixing the bugs:

Top module:

RTL design after fixing the bugs:

```
// always block specialized for counter signal
always @(posedge interface_object.clk or negedge interface_object.rst_n) begin
if (linterface_object.rst_n) begin
count <= 0;
end
else begin
if (((interface_object.wr_en, interface_object.rd_en) == 2'b10) && !interface_object.full)
count <= count + 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b01) && !interface_object.empty)
count <= count - 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.full)
// priority for write operation
count <= count - 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.empty)
| count <= count - 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.empty)
| count <= count + 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.empty)
| count <= count + 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.empty)
| count <= count + 1;
else if (((interface_object.wr_en, interface_object.rd_en) == 2'b11) && interface_object.empty)
| count <= count + 1;
| count <= co
```

```
// continous assignment for the combinational outputs
// continous assignment for the combinational outputs
assign interface_object.full = (count == interface_object.FIFO_DEPTH)? 1 : 0;
assign interface_object.empty = (count == 0)? 1 : 0;
assign interface_object.almostfull = (count == interface_object.FIFO_DEPTH-1)? 1 : 0;
assign interface_object.almostempty = (count == 1)? 1 : 0;
```

```
property p1;

(context action despect of the property p2;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (interface_object.wr_en && linterface_object.full) |-> interface_object.wr_ack;

despect of the property p2;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (interface_object.empty && interface_object.rd_en) |-> interface_object.underflow;

endproperty

underflow_assertion: assert property(p2);

property p3;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (interface_object.full & interface_object.wr_en) |-> interface_object.overflow;

endproperty

action interface_object.clk) disable iff(linterface_object.rst_n) (interface_object.full & interface_object.wr_en) |-> interface_object.overflow;

endproperty

overflow_assertion: assert property(p3);

property p4;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (linterface_object.full & interface_object.wr_en & linterface_object.rd_en) |-> (count --- $past(count) + 4'b0001 );

endproperty

increment_cover: cover property(p4);

property p5;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (linterface_object.full & interface_object.wr_en & linterface_object.rd_en) |-> (count --- $past(count) + 4'b0001 );

endproperty

increment_cover: cover property(p4);

property p5;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (linterface_object.empty && interface_object.wr_en & linterface_object.wr_en) |-> (count --- $past(count) - 4'b0001 );

endproperty

decrement_cover: cover property(p5);

decrement_cover: cover property(p5);

decrement_cover: cover property(p5);

property p6;

(possedge interface_object.clk) disable iff(linterface_object.rst_n) (count --- interface_object.fill) |-> interface_object.full;

interface_object.full |-> interface_object.full;

interface_object.full |-> interface
```

```
property p7;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == 0) |-> interface_object.empty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == 0) |-> interface_object.empty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostfull;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostfull;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostfull;

# (almostfull_cover : cover property(p8);

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == 1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == 1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == 1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty;

# (possedge interface_object.clk) disable iff(!interface_object.rst_n) (count == interface_object.fifo_DEPTH-1) |-> interface_object.almostempty |-> interface_object.fifo_Object.fifo_Object.fifo_Object.fifo_Object.fifo_Object.fifo_Ob
```

Package 1:

Package 2:

```
| Fixed part | Fixed |
```

Package 3:

```
//check data function to compare the dut and ref models

function void check_data(input FIFO_transaction dut_object);

//for simplicity in comparing dut and ref , the flags are concatenated

logic[6:0] dut_flags;

logic[6:0] dut_flags;

refrence_model(dut_object);

//wr ack_ref, overflow_ref, full_ref, empty_ref, almostempty_ref, underflow_ref

dut_flags = (dut_object.wr_ack, dut_object.overflow, dut_object.full, dut_object.empty, dut_object.almostfull, dut_object.almostempty, dut_object.almostempty, dut_object.almostempty, dut_object.almostempty ref, underflow_ref, if (dut_bbject.data out ref all (dut_flags = ref_flags)) begin

stisplay(*OUT is NOT EQUAL REF AT TIME - %t", %time);

end

else begin

correct_count+;

$display(*Well_DONE, The FIFO = %p",fifo);
end

end

definiction
```

```
join

if(!ref_object.rst_n) counter = 0;

//counter_will be updated, after the read and write operations took place

//it will be updated depending on the states of the fifo

| clse if (ref_object.wr_en && !ref_object.rd_en && !full_ref) counter+; //write
| else if (!ref_object.wr_en && ref_object.rd_en && !mpty_ref) counter-; //read
| else if (ref_object.wr_en && ref_object.rd_en && full_ref) counter-; //read
| else if (ref_object.wr_en && ref_object.rd_en && full_ref) counter-; //read
| else if (ref_object.wr_en && ref_object.rd_en && full_ref) counter-+; //write as the fifo is empty

| //coupdeate the combinational computer | //coupdeate the combinational combinational combinational combinational combinational combinational conformation |
| conformation | //coupdeate the combinational c
```

Package 4:

```
FIFO_project > \( \begin{align*} \text{pkg_4.sv} \\ 1 & \text{package shared_pkg}; \\ 2 & \text{int error_count, correct_count;} \\ 3 & \text{bit test_finished;} \\ 4 & \text{endpackage} \end{align*}
```

Interface:

```
FIFO_project > $\interface \text{sinterface sinterface sy}$

interface \text{fifo_if(clk);} 

input \text{bit clk;} 

input \text{clk;} 

input \text{clk} \text{cat_overflow, full, empty, almostfull, almostempty, underflow} 

input \text{clk} 

input \text{clk;} 

input \text{clk} \text{cat_overflow, full, empty, almostfull, almostempty, underflow} 

input \text{clk} 

input \text{clk} \text{cat_overflow, full, empty, almostfull, almostempty, underflow, output \text{dat_out, wr_ack, overflow, full, empty, almostfull, empty, almostfull, empty, almostfull, almostempty, underflow, output \text{dat_out, wr_ack, overflow, full, empty, almostfull, empty, almostfull, almostempty, underflow, output \text{dat_out, mr_ack, overflow, full, empty, almostfull, almostempty, underflow, output \text{dat_out, mr_ack, overflow, full, empty, almostfull, almostempty, underflow);}

input \text{clk} 

input \text{clk} \text{dat_out, wr_ack, overflow, full, empty, almostfull, empty, almostfull, almostempty, underflow);}

input \text{clk} \text{clk} \text{clk} \text{clk} \text{clk} 

input \text{clk} \text{clk} \text{clk} \text{clk} 

input \text{clk} \text{clk} \text{clk} \text{clk} 

input \text{clk} \text{clk} \text{clk} 

input \text{clk} \text{clk} \text{clk} 

input \text{clk} \text{clk} \text{clk} 

input \text{clk} \te
```

Monitor:

```
import FIFO_transaction_pkg ::*;
import FIFO_coverage_pkg ::*;
import FIFO_monitor(FIFO_if,fifoMonitor interface_object);

//object from each class
fiFO_transaction trans_object;
fiFO_scoreage cove_object;
initial begin

trans_object = new();
score_object = new();
forever begin

//sample the data of the interface and assign it to the data of the object of class FIFO_transaction
//data_in, w_en, rd_en, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out
trans_object.data in = interface_object.data_in;
trans_object.wr_en = interface_object.wr_en;
trans_object.full = interface_object.rull;
trans_object.full = interface_object.rull;
trans_object.full = interface_object.rull;
trans_object.full = interface_object.almostfull;
trans_object.full = interface_object.almostfull;
trans_object.full = interface_object.almostfull;
trans_object.full = interface_object.almostfull;
trans_object.wr_ack = interface_object.almostfull;
trans_object.wr_ack = interface_object.almostfull;
trans_object.wr_ack = interface_object.almostfull;
trans_object.wr_ack = interface_object.overflow;
trans_object.overflow = interface_object.overflow;
trans_object.ouderflow = interface_object.overflow;
trans_object.overflow = interface_object.overflow;
trans_object.overflow = interface_object.overflow;
trans_object.overflow = interface_object.overflow;
trans_object.overflow = interface_object.overflow;
t
```

Testbench:

```
Import FIFO_transaction_pkg ::*;

import FIFO_transaction_pkg ::*;

// import FIFO_coverage_pkg ::*;

import shared_pkg ::*;

import shared_pkg ::*;

// create an object from the fifo_transaction class to randomize

FIFO_transaction tb_object;

initial begin

tb_object = new();

interface_object.rst_n = 0;

@(negedge interface_object.clk);

@(negedge interface_object.clk);

//check write only, disable all constarints except that of write_only

interface_object.rst_n = 1;

tb_object.write_only.constraint_mode(1);

//randomize inputs ==> data_in, wr_en, rd_en, rst_n

repeat(50)begin

assert(tb_object.randomize());

interface_object.vat_en = tb_object.wr_en;

interface_object.vat_en = tb_object.wr_en;

interface_object.rst_n = tb_object.rst_n;

@(negedge interface_object.clk);

end
```

```
//check read only, disable all constarints except that of read_only
tb_object.constraint_mode(0);
tb_object.read_only.constraint_mode(1);
repeat(50)begin

assert(tb_object.randomize());
interface_object.data_in = tb_object.wr_en;
interface_object.rd_en = tb_object.wr_en;
interface_object.rd_en = tb_object.rst_n;
end

//check for write and read , disable constarints of read_only and write_only and enable others
tb_object.constraint_mode(1);
tb_object.write_only.constraint_mode(0);
tb_object.write_only.constraint_mode(0);
repeat(100)begin

assert(tb_object.wr_en = tb_object.data_in;
interface_object.data_in = tb_object.wr_en;
interface_object.wr_en = tb_object.wr_en;
interface_object.rd_en = tb_object.rst_n;
@(negedge_interface_object.rst_n = tb_object.rst_n;
@(negedge_interface_object.clk);
end

//At the end of the test, the tb will assert a signal named test_finished
test_finished = 1;
end

end

//At the end of the test, the tb will assert a signal named test_finished
test_finished = 1;
```

Do file:

Src_files.list:

Some of Questa snippets:

```
# error counter ==>
                                                                                                                                                                     0, correct counter ==>
                                                                                                                                                                                                                                                                                                                                                  152
    # WELL DONE, The FIFO = '{51082, 29829, 37721}
# WELL DONE, The FIFO = '{51082, 29829, 37721, 20300}
# WELL DONE, The FIFO = '{51082, 29829, 37721, 20300}
          WELL DONE, The FIFO = '{51082, 29829, 37721, 20300, 17834} WELL DONE, The FIFO = '{51082, 29829, 37721, 20300, 17834, 63099}
        WELL DONE, The FIFO = '{51082, 29829, 37721, 20300, 17834, 63099} 
: WELL DONE, The FIFO = '{51082, 29829, 37721, 20300, 17834, 63099} 
: WELL DONE, The FIFO = '{51082, 29829, 37721, 20300, 17834, 63099, 35717} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 
: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

: WELL DONE, The FIFO = '{29829, 37721, 20300, 17834, 63099, 35717, 47571} 

:
          WELL DONE, The FIFO = '(29829, 37721, 20300, 17834, 63099, 35717, 47571, 44223)
WELL DONE, The FIFO = '(37721, 20300, 17834, 63099, 35717, 47571, 44223)
WELL DONE, The FIFO = '(37721, 20300, 17834, 63099, 35717, 47571, 44223)
WELL DONE, The FIFO = '(37721, 20300, 17834, 63099, 35717, 47571, 44223, 41132)
           WELL DONE, The FIFO = '{37721, 20300, 17834, 63099, 35717, 47571, 44223, 41132}
           WELL DONE, The FIFO = '{37721, 20300, 17834, 63099, 35717, 47571, 44223, 41132}
          WELL DONE, The FIFO = '{20300, 17834, 63099, 35717, 47571, 44223, 41132}
WELL DONE, The FIFO = '{20300, 17834, 63099, 35717, 47571, 44223, 41132, 61290}
  # WELL DONE, The FIFO = '{20300, 17834, 63099, 35717, 47571, 44223, 41132, 61290}
# WELL DONE, The FIFO = '{20300, 17834, 63099, 35717, 47571, 44223, 41132, 61290}
   # WELL DONE, The FIFO = '{31950}
          # WELL DONE, The FIFO = '{54164}
          # WELL DONE, The FIFO = '{61019}
          # WELL DONE, The FIFO = '{37750}
          # WELL DONE, The FIFO = '{23018}
          # WELL DONE, The FIFO = '{56936}
          # WELL DONE, The FIFO = '{19112}
          # WELL DONE, The FIFO = '{30214}
          # WELL DONE, The FIFO = '{29687}
          # WELL DONE, The FIFO = '{55586}
          # WELL DONE, The FIFO = '{52846}
          # WELL DONE, The FIFO = '{54785}
          # WELL DONE, The FIFO = '{18859}
          # WELL DONE, The FIFO = '{38847}
    # WELL DONE, The FIFO = '{36683}
   △ Assertions ===
                                                    Assertion Type | Language | Enable | Failure Count | Pass Count | Active Count | Memory | Peak Memory | Peak Memory Time | Cumulative Threads | ATV | Assertion Expression
                                                                                                                                                                                                                                                                                                                                                                                0 ns
                                                                                                                                                                                                                                                                                                                                                             0 off
                                                                                               SVA
                                                                                                                                                                                                                                               0B
                                                                                                                                                                                                                                                                            0B
                                                                                                                                                                                                                                                                                                               0 ns
                                                                                                                                                                                                                                                                                                                                                             0 off

| 1/OP/fifo_dut/view... concurrent
| 1/OP/fifo_dut/view... Concurrent
| 1/OP/fifo_dut/fire... Concurrent
| 1/OP/fifo_dut/decr... Concurrent
| 1/OP/fifo_dut/fill_... Concurrent
| 1/OP/fifo_dut/fill_... Concurrent
| 1/OP/fifo_dut/emp... Concurrent
                                                                                                                                                                                                                                                                            0B
                                                                                                                                                                                                                                               0B
0B
0B
0B
0B
0B
                                                                                                                                                                                                                                                                            0B
                                                                                                                                                                                                                                                                                                               0 ns
                                                                                                                                                                                                                                                                                                                                                             0 off
      + /TOP/fifo_dut/almo... Concurrent
                                                                                               SVA
                                                                                                                                                                                                                                                                            OB
                                                                                                                                                                                                                                                                                                               0 ns

| A /TOP/fifo_dut/almo... Concurrent
| TOP/fifo_testbech... Immediate
                                                                                                                                                                                                                                                                                                                                                                                  assert (@(posedge interface_objec..
assert (randomize(...))
assert (randomize(...))
                                                                                                                                                                                                                                                                            0B
```

assert (randomize(...))

Coverage: →after fixing the bugs:

//the full code and functional coverage are included in the .rar file

//I failed to make the coverage 100%

```
| Toggle | Fifocoverage | Fifocovera
```