


Ministry of Higher Education		
Higher Institute for Engineering and Technology at Manzala		
First semester S <sub>1</sub> : 2022/2023		Date: 18/1/2023
Final Exam		Level: 1
Department: Electronic Engineering.		Time allowed: 3 hrs.
Total Marks: 90		Code: COM111
Course title: Fundamentals of Electronic Engineering		Examiner: Dr. Mohamed Abd Elrahman

### Question (1)

أسس الهندسة الإلكترونية

[25 marks]

#### Part .I (Multiple Choice Questions)

[ 10 marks]

- What are the applications of the PN junction diode?
  - can be used as a photodiode
  - Can be used as solar cell
  - can be used as rectifiers
  - All of the above.....
- Which one of the following has a large energy gap?
  - Semiconductors
  - Conductors
  - Insulators
  - None of the above
- Which type of transformer is required to create a 180 degree input to a rectifier?
  - center-tapped secondary
  - step-down secondary
  - stepped-up secondary
  - split winding primary
- In photodiode, when there is no incident light, the reverse current is almost negligible and is called.....
  - zener current
  - dark current
  - photo current
  - none of the above
- If the doping level in a crystal diode is increased, the width of depletion layer.....
  - remains the same
  - is decreased
  - in increased
  - none of the above
- A series resistance is connected in the zener circuit to.....
  - properly reverse bias the zener
  - protect the zener
  - properly forward bias the zener
  - none of the above
- A zener diode is used as .....
  - an amplifier
  - voltage regulator
  - rectifier
  - multivibrator
- In a reverse-biased PN junction, the current through the junction increases abruptly at
  - 0.5 V
  - 1.1 V
  - 0.72 V
  - breakdown voltage
- The varactor is usually.....
  - forward biased
  - reverse biased
  - operated in the breakdown
  - unbiased
- The depletion layer across a p-n<sup>+</sup> junction lies
  - mostly in the p-region
  - mostly in the n<sup>+</sup>-region
  - equally in both the p and n<sup>+</sup>-region
  - none of the above
- When the graph between current through and voltage across a device is a straight line, the device is referred to as .....
  - linear
  - active
  - nonlinear
  - passive
- The most widely used rectifier is .....
  - half-wave rectifier
  - center-tap full-wave rectifier
  - bridge full-wave rectifier
  - none of the above

P.T.O

## Part. II

Aided with the configurations, draw a bridge rectifier and illustrate the output voltage waveform in case of : i) filter capacitor ii) without filter capacitor  
Also derive the relation for the ripple factor as a function of  $C, f$  and  $I_{DC}$  [5 marks]

- c) A full-wave rectifier is fed from 50 Hz ac source with 120V (rms) at the secondary coil. It is connected to a load drawing a DC current of 50 mA and using a filter capacitor 100  $\mu$ F.

Determine the following:

- i) DC output voltage  $V_{DC}$  and the resistor  $R_L$ .
- ii) The peak to peak ripple voltage  $V_r$  and its rms value.
- iii) Ripple factor  $\gamma$ .

[10 marks]

**Question (2)**

[15 marks]

- a) Sketch the charge density distributions  $\rho$ , electric field intensity  $E$ , and potential  $V$  across the pn junction under equilibrium. [5 marks]
- b) An abrupt silicon p-n junction having doping of  $N_A = 10^{18} \text{ cm}^{-3}$ ;  $N_D = 10^{16} \text{ cm}^{-3}$  and a circular cross section with diameter of 0.02 inch. Consider  $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$  for silicon at room temperature, relative permittivity of silicon  $\epsilon_s = 11.9$  and  $\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$ .

Determine the following:

- i) The value of barrier voltage  $V_b$ .
- ii) The depletion width in n-region  $x_{no}$ .
- iii) The depletion width in p-region  $x_{po}$ .
- iv) Total depletion width  $w_d$ .
- v) The charges  $Q_p$  and  $Q_n$  in the depletion region.
- vi) The value of maximum electric field.

[10 marks]

[15 marks]

**Question (3):**

a) Write down the parameters of both LED and Varactor according to the following table

[5 marks]

No.	Parameters	Light emitting diode (LED)	Varactor
1	Function		
2	Schematic symbol		
3	Bias for normal operation		
4	Applications (at least two)		

b) An SCR in Fig.1 has  $V_g - I_g$  characteristics given as  $V_g = 1.5 + 8I_g$ . In a certain application the gate voltage consists of rectangular pulses of 12 V and duration  $50 \mu s$  with duty cycle 0.2. Find

- $R_g$  in gate circuit to limit the peak power dissipation in gate to 5 Watt.
- Average power dissipation in gate.

[10 marks]




Fig.1 SCR Circuit

**Question (4):**

[20 marks]

a) Draw and explain one of the applications for the zener diode.

[5 marks]

b) Consider a zener diode regulator circuit as shown in Fig. 2.  $V_{SS} = 120\text{ V}$ ,  $R_L = 10\text{ k}\Omega$ ,  $R = 5\text{ k}\Omega$  and  $V_Z = 50\text{ V}$ . Compute the following:

[10 marks]




Fig.2

i) The current flowing through the load,  $I_L = \dots\dots\dots$ ii) The source current,  $I_S = \dots\dots\dots$ iv) The zener current at full load  $I_Z = \dots\dots\dots$ v) Power of zener diode  $P_Z = \dots\dots\dots$ vi) Power supplied by the source,  $P_S = \dots\dots\dots$ v) Output voltage with removing the zener diode  $\dots\dots\dots$ 

c) Compare between zener and avalanche breakdown.

[5 marks]

No.	Parameters	Zener breakdown	Avalanche breakdown
1	Doping		
2	Depletion region		
3	Reverse voltage		
4	Electric Field		
5	Junction		
6	Ionization		

d) Draw the breakdown characteristic of both zener and avalanche junctions



**Question (5)**

[15 marks]

- a) For the common emitter BJT amplifier circuit shown in Fig. 3, calculate  $I_B$ ,  $I_C$ ,  $V_{CE}$ ,  $V_B$ ,  $V_C$  and  $V_{CB}$ . Also draw its ac equivalent circuit and compute the voltage gain  $A_v$  and the input resistance  $R_{inp}$ . [5 marks]




Fig.3

b) Compare the following parameters for the BJT and JFET devices.

[5 marks]

No.	Parameters	JFET	BJT
1	Control element		
2	Device type		
3	Types of carriers		
4	Input resistance		
5	Thermal stability		
6	Schematic symbol		
7	Gain		

c) Aided with the configurations, draw the structure of **n** and **p** channels for both **JFET** and **MOSFET** devices. Also discuss and explain the physical operation for each one of them.

[5 marks]