

Proyecto Arquitectura de computadoras

Integrantes:

- Noé Paredes
- Omar Chavarria




Índice

- FMUL
- FADD
- IMPLEMENTACIÓN EN LA PLACA

1 FMUL

UTEC

Datapath



PASOS PARA FMUL - IEEE 754 de 32 bits

Formato IEEE 754 (32 bits)

- **Signo:** 1 bit [31]
- **Exponente:** 8 bits [30:23] (sesgo = 127)
- **Mantisa:** 23 bits [22:0] (bit implícito = 1)

Pasos de Implementación:

1. **Detectar operandos cero**
2. **Extraer componentes**
3. **Sumar exponentes y restar sesgo (127)**
4. **Multiplicar mantisas** ($24 \times 24 = 48$ bits)
5. **Normalizar resultado** (verificar MSB)
6. **XOR signos** para signo final

Ejemplo: $R1 \times R2 = 0.5 \times 2.4 = 1.2$

$\text{Exp_result} = 126 + 128 - 127 = 127$

$\text{Mult_mantisas} = 1.0 \times 1.2 = 1.2$

$\text{Signo Result} = 0 \oplus 0 = 0$

Resultado: 3F99999A ≈ 1.2


Tabla de ALU/main decoder

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Type	ALUControl	FlagW _{1:0}
0	X	X	Not DP	000 (Add)	00
1	1000	0	FADDS	1000 (FADDS)	00
1	1000	0	FMULS	1001 (FMULS)	00

Op	Funct _{4:1}	Funct ₀ (S)	Tipo	RegWHi	RegW	ALUOp
00	1000	0	DP FP32 Add (FADDS)	0	1	1
	(Opcode=1000, S=0)					
00	1000	1	DP FP32 Mul (FMULS)	0	1	1
	(Opcode=1000, S=1)					



Encoding 32b



Instrucciones

```
MOV R1, #0x000
MOVM R1, #0x00
MOVT R1, #0x3F0 //MOV R1, #0x3f000000
MOV R2, #0x99A
MOVM R2, #0x99
MOVT R2, #0x401 //MOV R2, #0x4019999a
FADD R0, R1,R2
FMUL R0,R1,R2
```

Codificación

```
E3A01000
E3C01000
E34013F0
E3A0299A
E3C02099
E3402401
E1010002
E1010012
```

Encoding

Instrucción FMUL

FMUL R0, R1, R2


31:28	27:26	25	24:21	20	19:16	15:12	11:7	6:5	4	3:0
1110	op 00	0	1000	0	0001	0000	00000	00	1	0001

111000010000000100000000000000010010


Codificación:

E1010012

Waveform



Waveform



Resultado

rf[0:15][31:0]	4039999a,3f000000,4019999a,XXXXXX,XXXXXX,XXXXXX,XXXXXX
> [0][31:0]	4039999a
> [1][31:0]	3f000000
> [2][31:0]	4019999a
> [3][31:0]	X

IEEE 754 Converter, 2024-02

	Sign	Exponent	Mantissa
Value:	+1	2^0	$1 + 0.20000004768371582$
Encoded as:	0	127	1677722
Binary:	<input type="checkbox"/>	<input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/>
Decimal Representation	<input type="text" value="1.2"/>		
Value actually stored in float:	<input type="text" value="1.2000000476837158203125"/>		
Error due to conversion:	<input type="text" value="0.0000000476837158203125"/>		
Binary Representation	<input type="text" value="00111111100110011001100110011010"/>		
Hexadecimal Representation	<input type="text" value="3f99999a"/>		

1

-1

Tabla de ALU/main decoder

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Type	ALUControl	FlagW _{1:0}
0	X	X	Not DP	000 (Add)	00
1	1001	0	FADDH	1110 (FADDH)	00
1	1001	0	FMULH	1111 (FMULH)	00

Op	Funct _{4:1}	Funct ₀ (S)	Tipo	RegWHi	RegW	ALUOp
00	1000	0	DP FP32 Add (FADDS)	0	1	1
	(Opcode=1000, S=0)					
00	1000	1	DP FP32 Mul (FMULS)	0	1	1
	(Opcode=1000, S=1)					

31:28	27:26	25	24:21	20	19:16	15:12	11:7	6:5	4	3:0
1110	op 00	0	1001	0	0001	0000	00000	00	1	0001



2 FADD

UTEC

Datapath




Tabla de ALU/main decoder

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Type	ALUControl	FlagW _{1:0}
0	X	X	Not DP	000 (Add)	00
1	1000	0	FADDS	1000 (FADDS)	00
1	1000	0	FMULS	1001 (FMULS)	00

Op	Funct _{4:1}	Funct ₀ (S)	Tipo	RegWHi	RegW	ALUOp
00	1000	0	DP FP32 Add (FADDS)	0	1	1
	(Opcode=1000, S=0)					
00	1000	1	DP FP32 Mul (FMULS)	0	1	1
	(Opcode=1000, S=1)					

PASOS PARA FADD - IEEE 754 de 32 bits

Formato IEEE 754 (32 bits)

- **Signo:** 1 bit [31]
- **Exponente:** 8 bits [30:23] (sesgo = 127)
- **Mantisa:** 23 bits [22:0] (bit implícito = 1)

Pasos de Implementación:


1. **Extraer componentes** (signo, exponente, mantisa)
2. **Agregar bit implícito** (1.mantisa)
3. **Comparar exponentes** y calcular diferencia
4. **Alinear mantisa** menor (desplazar a la derecha)
5. **Sumar/restar mantisas** según signos
6. **Normalizar resultado** y ajustar exponente

Ejemplo: $R1 + R2 = 0.5 + 2.4 = 2.9$

Proceso:

- $\text{Exp_diff} = 128 - 126 = 2$
- Alinear R1: $1.0 \gg 2 = 0.25$
- Sumar: $1.2 + 0.25 = 1.45$
- Normalizar: $1.45 \times 2^1 = 2.9$
- **Resultado: 40399999 ≈ 2.9**

Encoding 32b



Instrucciones

MOV R1, #0x000
 MOVM R1, #0x00
 MOVT R1, #0x3F0 //R1=3F000000
 MOV R2, #0x99A
 MOVM R2, #0x99
 MOVT R2, #0x401 // R1=4019999A
 FADD R0,R1,R2

Codificación

E3A01000
 E3C01000
 E34013F0 //R1 = 3F000000: 0.5
 E3A0299A
 E3C02099
 E3402401 //R2 = 4019999A: 2.4
 E1010002 //FADD

Encoding

Instrucción FADD

FADD R0, R1, R2


31:28	27:26	25	24:21	20	19:16	15:12	11:7	6:5	4	3:0
1110	op 00	0	1000	0	0001	0000	00000	00	0	0001

111000010000000100000000000000010


Codificación:

E1010002


Waveform



Waveform



Resultado



IEEE 754 Converter, 2024-02

	Sign	Exponent	Mantissa
Value:	+1	2^1	$1 + 0.45000000476837158$
Encoded as:	0	128	3774874
Binary:	<input type="checkbox"/>	<input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/>
Decimal Representation	<input type="text" value="2.9"/>		
Value actually stored in float:	<input type="text" value="2.9000000095367431640625"/>		
Error due to conversion:	<input type="text" value="0.0000000095367431640625"/>		
Binary Representation	<input type="text" value="01000000001110011001100110011010"/>		
Hexadecimal Representation	<input type="text" value="4039999a"/>		

1

-1

Tabla de ALU/main decoder

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Type	ALUControl	FlagW _{1:0}
0	X	X	Not DP	000 (Add)	00
1	1001	0	FADDH	1110 (FADDH)	00
1	1001	0	FMULH	1111 (FMULH)	00

Op	Funct _{4:1}	Funct ₀ (S)	Tipo	RegWHi	RegW	ALUOp
00	1000	0	DP FP32 Add (FADDS)	0	1	1
	(Opcode=1000, S=0)					
00	1000	1	DP FP32 Mul (FMULS)	0	1	1
	(Opcode=1000, S=1)					


31:28	27:26	25	24:21	20	19:16	15:12	11:7	6:5	4	3:0
1110	op 00	0	1001	0	0001	0000	00000	00	0	0001

A photograph of a modern, multi-story building with a blue overlay. The building has a curved facade and many windows. The text '3 IMPLEMENTACIÓN EN LA PLACA' is overlaid in white. The building is identified as UTEC by a sign on its right side.

3

IMPLEMENTACIÓN EN LA PLACA

ENLACE PARA LOS VIDEOS



Gracias

