



# Proposal of implementation of FFE EQUALIZER

Submitted to: Dr. Kareem Osama and Eng/Mahmoud Yehia.



Submitted by:


Omar Muhammad Mustafa AbdelLatif (9202989) – Omar Amr Mahmoud Hafez (9202967)

Omar Muhammad Tolba (9202985) – Salma Wael Gamal El dien (9202654)

Reem Mohamed Ashour (9202569) – Nermin Hassan Ali AbdelZaher (9203620)

**Abstract** – This paper proposes the implementation of a Feed Forward Equalizer (FFE) using only one adder and one multiplier. The specifications include an input data frequency of 1 MHz and an FFE clock frequency of 4 MHz. The output data is assumed to be a 12-bit signed value. The output is available after every 4 cycles of the FFE clock. This paper details the proposed design, provides pseudo code to represent the design, includes Verilog code to mimic the design behavior, and presents the netlist of the Verilog code.

## I. Proposed architecture of the FFE Equalizer



**Figure 1** Proposed architecture of FFE Equalizer with critical path breaking illustration.


1. *asyn\_register\_file*: This module is responsible for handling the reception of the data since it follows a slower clock than the FFE clock and the reading happens to be faster. So, before the reception of the data the older received data will be read from the oldest to the newest to compute the terms that depend on older instances of data in. The received data will always be stored in entry zero of the memory and the older instances will be shifted in the memory to the next entries.

Newest reception	0	D3
	1	D2
	2	D1
	3	D0
Before receiving an input		
oldest reception	0	D4
	1	D3
	2	D2
	3	D1
After receiving an input		

**Figure 2** data in memory behavior illustration.

2. *ffe\_datapath*: This module is responsible for computing the FFE of the received data while accumulating on the terms using only one adder and one multiplier. The adder output is accumulated in the register to be used for adding multiple terms and it's reset when the *str\_out\_n\_rst\_add\_reg* is set. And finally, on computing the FFE, the output is bypassed to output through the multiplexer and after that the output is kept unchanged until the next data computations are ready.

3. *ffe\_controller*: This module is responsible for tracing the calculations on different instances of the received data by assigning the proper read address to the *asyn\_register\_file* and *ffe\_datapath* and it sets the control signal *str\_out\_n\_rst\_add\_reg* whenever the read address equals to the value of three as this is the value that corresponds to the proper timing moment that is needed for the synchronization of path to operate on all the received data and with the registers placed in the path to enhance the speed performance of the system.



**Figure 3** Controller FSM and *rd\_addr\_c* output function

**N.B.**

- 1 - This design has only one adder in *ffe\_datapath* module
- 2 - Giving that the data clock and FFE clock are multiples of each other and if we assumed that they are derived from the same source and the difference is introduced by clock divider circuit, so in such case no synchronizers are needed between the reading and writing process from the memory as they are from the same source and multiples of each other. However, on the other hand if they are derived from different sources, so to prevent any possible violation from happening, a synchronizer is placed on the load signal branch going to the controller so to control the reading process properly without making any violations.

## II. Pseudo codes

### i) Pseudo code of *ffe\_datapath*

Module *ffe\_datapath* with parameters: *IN\_OUT\_BUS\_WIDTH*, *DEPTH*, *ADDR\_SIZE*

Initialize memory array *h\_mem* with predefined values: [1024, -512, 320, -128]

Define registers: *multiplier\_output\_register*, *adder\_output\_register*, *final\_output\_register*

Define wires: *multiplier\_output\_comb*, *adder\_output\_comb*, *multiplier\_result*

*If the current state is COMPUTE:*  
*Enable read signal, disable shift and output signals*

### III. Netlist of the proposed design with critical path modification.



#### IV. Waveforms captured from the proposed design




Figure 7 simulation waveform




Figure 8 DUT SIGNALS (ports & internal signals)

**N.B.** The difference between the obtained values and the actual hand computed values is due to the approximations done to multiply by fraction factors, values of the  $h$ .



Figure 9 Improved accuracy (increasing no of bits)

#### V. Conclusion.

In this paper, we propose two implementations of the FFE Equalizer for different output modes: one aimed at improving the critical path, and the other without such improvements, impacting the timing required for a new input to influence the output. The number of bits in the internal buses significantly affects the system's accuracy, which has been thoroughly discussed. Both designs incorporate approximations due to the multiplication of input values by fractional coefficients.

#### VI. Verilog codes for the proposed design with critical path modifications and accuracy testing, and the Verilog code of the testbench.

The code is available on GitHub at the following link:

[https://github.com/Omarmuhammadmu/FFE\\_digital\\_implementation](https://github.com/Omarmuhammadmu/FFE_digital_implementation)

To activate the critical path design, uncomment the line 32 in `ffe_datapath.v` and `ffe_controller.v` files

```
// `define CRITICAL_PATH_BREAKING
```

To activate the accuracy increasing design, uncomment the line 33 in `ffe_datapath.v`

```
// `define INCREASE_ACCURACY
```

#### VII. References

[1] Palermo, S. (n.d.). *Lecture 8: Adaptive Equalization*. Retrieved from [https://people.engr.tamu.edu/spalermo/ecen689/lecture8\\_ee720\\_rx\\_adaptive\\_eq.pdf](https://people.engr.tamu.edu/spalermo/ecen689/lecture8_ee720_rx_adaptive_eq.pdf)