Computer Architecture

Abeera Farooq Alam Muhammad Zain Yousaf Omer Rastgar

Project : 5 Stage RISC-V Pipeline Processor

CS-353: Computer Architecture Habib University 31/01/2022

Contents

1	Introduction					
	1.1	Description	3			
2	Tas	k1	4			
	2.1	Objectives	4			
	2.2	Code	4			
		2.2.1 Instruction Sort Algorithm	4			
		2.2.2 Instruction Sort in Assembly Language	4			
		2.2.3 Implementing Instruction Sort on Single Cycle Processor	6			
	2.3	Results	22			
3	Tas	k2	23			
J	3.1	Objectives	23			
	3.2	Creating Pipeline Registers	23			
	0.2	3.2.1 IF/ID	23			
		3.2.2 ID/EX	$\frac{25}{25}$			
		3.2.3 EX/MEM	$\frac{20}{26}$			
		3.2.4 MEM/WB	$\frac{20}{27}$			
	3.3	Forwarding Unit	28			
	5.5	3.3.1 Modules for Forward A and B	29			
		3.3.2 Implementing the Forwarding Unit	30			
	2.4		32			
	3.4	Integrating Register Modules and Forwarding Unit	$\frac{32}{35}$			
	2.5	3.4.1 Testing				
	3.5	Results	37			
4	Tas	k3	38			
	4.1	Objectives	38			
	4.2	Hazard Detection (Stalling)	39			
		4.2.1 Implementation of Hazard Detection Block	40			
		4.2.2 Flushing	40			
	4.3	Testing the New Pipeline	45			

Bibliog	graphy	4 9
4.6	Challenges faced	48
4.5	Results	47
4.4	Testing the Sorting Algorithm	47

Introduction

1.1 Description

This project aims to convert the single processor built in our labs to a pipelined one. There are essentially three parts we will be performing for this.

- Implementing insertion sort on the single cycle processor.
- Modifying our single cycle processor to a 5 stage pipelined one.
- Introducing hazard detection circuitry i.e: through forwarding, stalling and flushing the pipeline




Figure 1.1: Caption

Task1

2.1 Objectives

- Write insertion sort in assembly
- Test insertion sort on
- Make branching logic
- Create test bench
- ensure if the algorithm works on Single cycle processor

2.2 Code

2.2.1 Instruction Sort Algorithm

For this task, we chose to use Instruction Sort as our sorting Algorithm. Below is the algorithm that we followed to implement our code in assembly language.

```
for i : 1 to length(A) - 1
    j = i
    while j > 0 and A[j-1] > A[j]
    swap A[j] and A[j-1]
    j = j - 1
```

2.2.2 Instruction Sort in Assembly Language

The code below performs sorting on array A = [8,5,3,9] where the base address is defined to be 0x100. The array before sorting is shown below.

0x00000018	09	0.0	00	00
0x0000014	93	09	40	00
0x0000010	03	0.0	00	00
0x000000c	13	02	30	00
0x0000008	05	0.0	00	00
0x0000004	93	01	50	00
0x0000000	08	00	00	00

Figure 2.1: Before Sorting

```
addi x10, x0, 0x000
_2 li x3, 5
3 li x11, 24 #len of array
4 li x4, 3
5 li x16, 9
6 li x19,4
7 li x6, 8
8 li x5,8
10 \text{ sw } x6, 0x000(x10)
11 \text{ sw } x3, 0x008(x10)
12 \text{ sw } x4, 0x0010(x10)
13 sw x16, 0x018(x10)
14
15
16 Insertion:
17
18 li x14, 8#i
20 for:
21 addi x18,x14,0 #j
23 while:
24 sub x19,x18,x5
25 add x21,x10,x18
26 add x20,x10,x19
1w \times 22, 0(\times 20)
1 \times 23, 0(x21)
29 bgt x22,x23 swap
31 # loop
32 addi x14,x14,8
```

```
blt x14,x11, for
beq x0 x0 end

swap:
sw x23, 0(x20) #A[j-1]= x23
sw x22, 0(x21) #A[j] = temp
sub x18,x18,x5
beq x18 x0 for
bge x18 x0 while

end:
```

0x0000018	0.9	0.0	00	00
0x0000014	93	0.9	40	0.0
0x0000010	08	0.0	00	00
0x000000c	13	0.2	30	0.0
0x0000008	0.5	0.0	00	00
0x0000004	93	01	50	0.0
0x0000000	03	0.0	00	0.0

Figure 2.2: Simulation Result

2.2.3 Implementing Instruction Sort on Single Cycle Processor

Decoding Instructions

To run our sorting algorithmm on RISC V Processor, we had to decode our assembly language instructions into binary instructions. From the machine code provided in the simulation tab on https://venus.kvakil.me/, we were able to generate these binary instructions which we then populated into our instruction memory.

Modifications Required for our Single Cycle Processor

Our Single Cycle Processor previously did not cater to bge instructions and so to successfully implement our sorting algorithm, we had to make change to two of our modules; ALU 64 and Control Unit.

In ALU 64, we added an additional output register "sign". This sign bit is used with the control outputs to decide if the number is less than or greater than the other number being compared.

In the Control Unit, we checked func3 to see which type of branching instruction is being used, and based on that we updated the register values for BEQ, BLT and BGE.

Modified Code for Single Cycle Processor

```
module MUX (A, B, sel, out);
    input [63:0] A;
    input [63:0] B;
    input sel;
    output [63:0] out;
    assign out = (sel == 1'b0)? A : B;
10 endmodule
nodule Parser (ins, opcode, rd, funct3, rs1, rs2, funct7);
13
    input [31:0] ins;
14
15
    output [6:0] opcode;
16
    output [4:0] rd;
17
    output [2:0] funct3;
18
19
    output [4:0] rs1;
    output [4:0] rs2;
20
    output [6:0] funct7;
21
    assign opcode = ins[6:0];
24
    assign rd = ins[11:7];
    assign funct3 = ins[14:12];
25
    assign rs1 = ins[19:15];
26
    assign rs2 = ins[24:20];
    assign funct7 = ins[31:25];
30 endmodule
32 module ImmGen (ins, imm_data);
33
    input [31:0] ins;
34
    output reg [63:0] imm_data;
```

```
always @ (ins)
37
       begin
38
         if (ins[6:5] == 2'b01)
           begin
40
             imm_data[4:0] = ins[11:7];
41
             imm_data[11:5] = ins[31:25];
42
           end
44
         else if (ins[6:5] == 2'b00)
           begin
             imm_data[11:0] = ins[31:20];
           end
48
49
         else if (ins[6:5] == 2'b11)
           begin
             imm_data[3:0] = ins[11:8];
             imm_data[9:4] = ins[30:25];
             imm_data[10] = ins[7];
             imm_data[11] = ins[31];
           end
56
57
         imm_data[63:12] = {52{(ins[31])}};
58
60 endmodule
61
  module registerFile(clk, reset, wtData, rs1, rs2, rd,
     regWrite, rd1, rd2, r1, r2, r3, r4, r22, r23, r20, r21, r19, r18);
64
65
    input clk, reset;
66
    input [63:0] wtData;
67
    input [4:0] rs1;
68
    input [4:0] rs2;
    input [4:0] rd;
70
    input regWrite;
71
72
    output reg [63:0] rd1;
73
    output reg [63:0] rd2;
74
    output reg [63:0] r1,r2,r3,r4,r22,r23,r20,r21,r19,r18;
75
76
    reg [63:0] register [31:0];
77
78
79
80
81
    initial
82
83
       begin
```

```
register[0] = 64'd0;
87 \text{ register}[1] = 64'd0;
88 register[2] = 64'd0;
89 register[3] = 64'd0;
90 register[4] = 64'd0;
91 register [5] = 64'd0;
92 register[6] = 64'd0;
93 register[7] = 64'd0;
94 register[8] = 64'd0;
95 register[9] = 64'd0;
96 register[10] = 64'd0;
97 register[11] = 64'd0;
98 register[12] = 64'd0;
99 register[13] = 64'd0;
100 register[14] = 64'd0;
101 register[15] = 64'd0;
102 register[16] = 64'd0;
103 register[17] = 64'd0;
register[18] = 64'd0;
register[19] = 64'd0;
register[20] = 64'd0;
107 register[21] = 64'd0;
108 register[22] = 64'd0;
109 register[23] = 64'd0;
register[24] = 64'd0;
register[25] = 64'd0;
register[26] = 64'd0;
register[27] = 64'd0;
register[28] = 64'd0;
register[29] = 64'd0;
116 register[30] = 64', d0;
register[31] = 64'd0;
119
       end
120
121
122
123
     always 0 (*)
125
126
127
       begin
128
         rd1 = register[rs1];
129
130
         rd2 = register[rs2];
```

```
134
135
          if (reset == 1'b1)
136
137
             begin
138
139
               rd1 = 64'd0;
140
141
               rd2 = 64'd0;
142
143
             end
144
145
        end
146
147
148
149
     always @ (posedge clk)
150
151
        begin
152
153
          if (regWrite == 1'b1)
154
155
156
             begin
157
               register[rd] = wtData;
158
159
160
             end
161
162
163
        end
164
     always @ (*)
165
166
        begin
168
          r1=register[3];
169
          r2=register[4];
170
171
          r3=register[16];
          r4=register[6];
172
          r20=register[20];
173
          r21=register[21];
174
          r22=register[22];
175
          r23=register[23];
176
          r19= register[19];
177
          r18=register[20];
178
179
        end
180
181 endmodule
```

```
183
184
module ALU_64 (a, b, ALUop, result, zero, sign);
186
     input [63:0] a;
187
     input [63:0] b;
188
     input [3:0] ALUop;
189
190
     output reg [63:0] result;
191
     output reg zero;
192
     output reg sign;
193
194
     always @ (*)
195
       begin
196
197
          if (ALUop[3:0] == 4'b0000)
198
            begin
199
               result = a & b;
200
201
            end
202
          else if (ALUop[3:0] == 4'b0001)
203
204
            begin
               result = a | b;
205
            end
206
207
          else if (ALUop[3:0] == 4'b0010)
208
209
            begin
              result = a + b;
210
            end
211
212
          else if (ALUop[3:0] == 4'b0110)
213
            begin
214
              result = a - b;
215
            end
217
          else if (ALUop[3:0] == 4'b1100)
218
219
            begin
               result = ^{(a \mid b)};
220
            end
221
222
          zero = (result == 0)? 1'b1: 1'b0;
223
224
          sign = result[63];
225
226
        end
227
228
229 endmodule
230
231
```

```
233 module Instruction_Memory (Instr_Add, Instruction);
234
     input [63:0] Instr_Add;
235
     output [31:0] Instruction;
236
237
     reg [7:0] iMEM [175:0];
238
239
     initial
240
       begin
242 {iMEM[3], iMEM[2], iMEM[1], iMEM[0]} = 32'h00000513;
243 {iMEM[7], iMEM[6], iMEM[5], iMEM[4]} = 32'h00500193;
244 {iMEM[11], iMEM[10], iMEM[9], iMEM[8]} = 32'h01800593;
245 {iMEM[15], iMEM[14], iMEM[13], iMEM[12]} = 32'h00300213;
246 {iMEM[19], iMEM[18], iMEM[17], iMEM[16]} = 32'h00900813;
247 {iMEM[23], iMEM[22], iMEM[21], iMEM[20]} = 32'h00400993;
248 \{iMEM[27], iMEM[26], iMEM[25], iMEM[24]\} = 32'h00800313;
249 {iMEM[31], iMEM[30], iMEM[29], iMEM[28]} = 32'h00800293;
_{250} {iMEM[35], iMEM[34], iMEM[33], iMEM[32]} = 32'h00652023;
251 \text{ {iMEM[39], iMEM[38], iMEM[37], iMEM[36]}} = 32'h00352423;
252 {iMEM[43], iMEM[42], iMEM[41], iMEM[40]} = 32'h00452823;
253 {iMEM[47], iMEM[46], iMEM[45], iMEM[44]} = 32'h01052c23;
254 {iMEM[51], iMEM[50], iMEM[49], iMEM[48]} = 32'h00800713;
255 {iMEM[55], iMEM[54], iMEM[53], iMEM[52]} = 32'h00070913;
256 {iMEM[59], iMEM[58], iMEM[57], iMEM[56]} = 32'h405909b3;
257 {iMEM[63], iMEM[62], iMEM[61], iMEM[60]} = 32'h01250ab3;
258 \text{ {iMEM[67], iMEM[66], iMEM[65], iMEM[64]} = 32'h01350a33;}
259 {iMEM[71], iMEM[70], iMEM[69], iMEM[68]} = 32'h000a2b03;
260 \text{ {iMEM [75], iMEM [74], iMEM [73], iMEM [72]}} = 32'h000aab83;
261 {iMEM[79], iMEM[78], iMEM[77], iMEM[76]} = 32'h016bc863;
262 {iMEM[83], iMEM[82], iMEM[81], iMEM[80]} = 32'h00870713;
263 {iMEM[87], iMEM[86], iMEM[85], iMEM[84]} = 32'hfeb740e3;
264 {iMEM[91], iMEM[90], iMEM[89], iMEM[88]} = 32'h00000c63;
265 \text{ {iMEM [95], iMEM [94], iMEM [93], iMEM [92]}} = 32'h017a2023;
266 {iMEM[99], iMEM[98], iMEM[97], iMEM[96]} = 32'h016aa023;
267 {iMEM[103], iMEM[102], iMEM[101], iMEM[100]} = 32'h40590933;
268 \text{ [IMEM [107], iMEM [106], iMEM [105], iMEM [104]} = 32'hfc0906e3;
269 \text{ [iMEM[111], iMEM[110], iMEM[109], iMEM[108]} = 32'hfc0956e3;
   \{iMEM[167], iMEM[166], iMEM[165], iMEM[164]\} = 32'h00032a03;
272 {iMEM[171], iMEM[170], iMEM[169], iMEM[168]} = 32'h0003aa83;
  \{iMEM[175], iMEM[174], iMEM[173], iMEM[172]\} = 32'h00042b03;
274
     */
     end
275
276
     assign Instruction[7:0] = iMEM[Instr_Add];
277
     assign Instruction[15:8] = iMEM[Instr_Add + 1'b1];
278
     assign Instruction[23:16] = iMEM[Instr_Add + 2'b10];
279
     assign Instruction[31:24] = iMEM[Instr_Add + 2'b11];
```

```
281
   endmodule
282
284
285
286 module Data_Memory (Mem_Addr, W_Data, clk, MemWrite, MemRead,
       Read_Data, d1, d2, d3, d4);
287
     input [63:0] Mem_Addr;
288
     input [63:0] W_Data;
289
     input clk, MemWrite, MemRead;
291
     output reg [63:0] Read_Data;
292
     output reg [63:0] d1,d2,d3,d4;
293
294
     reg [7:0] DMem [63:0];
295
296
     initial
297
       begin
298
         DMem[0] = 8'b00000000;
299
         DMem[1] = 8'b00000000;
300
         DMem[2] = 8'b00000000;
         DMem[3] = 8'b00000000;
302
         DMem[4] = 8'b00000000;
303
         DMem[5] = 8'b00000000;
304
         DMem[6] = 8'b00000000;
305
         DMem[7] = 8'b00000000;
306
         DMem[8] = 8'b00000000;
307
         DMem[9] = 8'b00000000;
308
         DMem[10] = 8'b00000000;
         DMem[11] = 8'b00000000;
310
         DMem[12] = 8'b00000000;
311
         DMem[13] = 8'b00000000;
312
         DMem[14] = 8'b00000000;
313
         DMem[15] = 8'b00000000;
314
         DMem[16] = 8'b00000000;
315
         DMem[17] = 8'b00000000;
316
         DMem[18] = 8'b00000000;
317
         DMem[19] = 8'b00000000;
318
         DMem[20] = 8'b00000000;
319
         DMem[21] = 8'b00000000;
         DMem[22] = 8'b00000000;
321
         DMem[23] = 8'b00000000;
322
         DMem[24] = 8'b00000000;
323
         DMem[25] = 8'b00000000;
324
         DMem[26] = 8'b00000000;
325
         DMem[27] = 8'b00000000;
326
         DMem[28] = 8'b00000000;
327
         DMem[29] = 8'b00000000;
```

```
DMem[30] = 8'b00000000;
329
         DMem[31] = 8'b00000000;
330
         DMem[32] = 8'b00000000;
         DMem[33] = 8'b00000000;
332
         DMem[34] = 8'b00000000;
333
         DMem[35] = 8'b00000000;
334
         DMem[36] = 8'b00000000;
335
         DMem[37] = 8'b00000000;
336
         DMem[38] = 8'b00000000;
337
         DMem[39] = 8'b00000000;
338
         DMem[40] = 8'b00000000;
         DMem[41] = 8'b00000000;
340
         DMem[42] = 8'b00000000;
341
         DMem[43] = 8'b00000000;
342
         DMem[44] = 8'b00000000;
343
         DMem[45] = 8'b00000000;
344
         DMem[46] = 8'b00000000;
345
         DMem[47] = 8'b00000000;
         DMem[48] = 8'b00000000;
347
         DMem[49] = 8'b00000000;
348
         DMem[50] = 8'b00000000;
349
         DMem[51] = 8'b00000000;
350
         DMem[52] = 8'b00000000;
351
         DMem[53] = 8'b00000000;
352
         DMem[54] = 8'b00000000;
353
         DMem[55] = 8'b00000000;
         DMem[56] = 8'b00000000;
355
         DMem[57] = 8'b00000000;
356
         DMem[58] = 8'b00000000;
357
         DMem[59] = 8'b00000000;
358
         DMem[60] = 8'b00000000;
359
         DMem[61] = 8'b00000000;
360
         DMem[62] = 8'b00000000;
361
         DMem[63] = 8'b00000000;
       end
363
364
     always @ (posedge clk)
365
366
       begin
367
368
         if (MemWrite == 1'b1)
369
            begin
370
371
              DMem[Mem_Addr] = W_Data[7:0];
372
              DMem[Mem_Addr + 1'b1] = W_Data[15:8];
373
              DMem[Mem_Addr + 2'b10] = W_Data[23:16];
374
              DMem[Mem_Addr + 2'b11] = W_Data[31:24];
375
              DMem[Mem_Addr + 3'b100] = W_Data[39:32];
376
              DMem[Mem\_Addr + 3'b101] = W_Data[47:40];
377
```

```
DMem[Mem_Addr + 3'b110] = W_Data[55:48];
378
              DMem[Mem_Addr + 3'b111] = W_Data[63:56];
379
            end
381
382
       end
383
384
     always @ (*)
385
386
       begin
387
          if (MemRead == 1'b1)
389
390
            begin
391
392
              Read_Data[7:0] = DMem[Mem_Addr];
393
              Read_Data[15:8] = DMem[Mem_Addr + 1'b1];
394
              Read_Data[23:16] = DMem[Mem_Addr + 2'b10];
              Read_Data[31:24] = DMem[Mem_Addr + 2'b11];
396
              Read_Data[39:32] = DMem[Mem_Addr + 3'b100];
397
              Read_Data[47:40] = DMem[Mem_Addr + 3'b101];
398
              Read_Data[55:48] = DMem[Mem_Addr + 3'b110];
399
              Read_Data[63:56] = DMem[Mem_Addr + 3'b111];
400
401
            end
402
       end
403
     always @ (*)
404
       begin
405
          d1 = DMem[0];
406
          d2 = DMem[8];
407
          d3 = DMem[16];
408
          d4 = DMem[24];
409
410
411
       end
412
   endmodule
413
414
415
416 module Program_Counter (clk, reset, PC_In, PC_Out);
417
     input clk, reset;
418
     input [63:0] PC_In;
419
420
     output reg [63:0] PC_Out;
421
422
423
     always @ (posedge clk or posedge reset)
424
       begin
425
426
```

```
if (reset == 1'b1)
427
            begin
428
               PC_Out = 64'd0;
430
            end
431
432
          else
433
            begin
434
435
              PC_Out = PC_In;
436
437
438
            end
439
        end
440
441
442 endmodule
443
444
445
446
447 module Adder (a,b,out);
448
449
     input [63:0] a,b;
     output [63:0] out;
450
451
     assign out = a + b;
452
453
454 endmodule
455
456
457 module Control_Unit (Opcode, funct3, BEQ, BLT, BGE, MemRead,
      MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite);
458
     input [6:0] Opcode;
459
     input [2:0] funct3;
460
461
     output reg BEQ, BLT, BGE, MemRead, MemtoReg, MemWrite,
462
      ALUSrc, RegWrite;
     output reg [1:0] ALUOp;
463
464
     always 0 (*)
465
466
       begin
467
          case(Opcode)
468
469
                                             // R-Type
            7'b0110011: begin
470
               ALUSrc = 1'b0;
471
              MemtoReg = 1'b0;
472
               RegWrite = 1'b1;
473
```

```
MemRead = 1'b0;
474
              MemWrite = 1'b0;
475
              BEQ = 1'b0;
              BLT = 1'b0;
477
              BGE = 1'b0;
478
               ALUOp = 2'b10;
479
            end
480
481
            7'b0000011: begin
                                            // I-Type (Load)
482
              ALUSrc = 1'b1;
              MemtoReg = 1'b1;
              RegWrite = 1'b1;
485
              MemRead = 1'b1;
486
              MemWrite = 1'b0;
487
              BEQ = 1'b0;
488
              BLT = 1'b0;
489
              BGE = 1'b0;
490
              ALUOp = 2'b00;
491
492
            end
493
            7'b0100011: begin
                                          // S-Type
494
              ALUSrc = 1'b1;
495
              MemtoReg = 1'bx;
496
              RegWrite = 1'b0;
497
              MemRead = 1'b0;
498
              MemWrite = 1'b1;
              BEQ = 1'b0;
500
              BLT = 1'b0;
501
              BGE = 1'b0;
502
503
              ALUOp = 2'b00;
            end
504
505
            7'b1100011: begin
                                          // B-Type (BEQ)
506
507
               case(funct3)
508
509
                 3'b000: begin
510
                   ALUSrc = 1'b0;
511
                   MemtoReg = 1'bx;
512
                   RegWrite = 1'b0;
513
                   MemRead = 1'b0;
514
                   MemWrite = 1'b0;
515
                   BEQ = 1'b1;
516
                   BLT = 1'b0;
517
                   BGE = 1'b0;
518
                   ALUOp = 2'b01;
519
                 end
520
521
                 3'b100: begin
522
```

```
ALUSrc = 1'b0;
                   MemtoReg = 1'bx;
                   RegWrite = 1'b0;
                   MemRead = 1'b0;
526
                   MemWrite = 1'b0;
527
                   BEQ = 1'b0;
528
                   BLT = 1'b1;
529
                   BGE = 1'b0;
530
                   ALUOp = 2'b01;
531
                 {\tt end}
532
534
                 3'b101: begin
                   ALUSrc = 1'b0;
535
                   MemtoReg = 1'bx;
536
537
                   RegWrite = 1'b0;
                   MemRead = 1'b0;
538
                   MemWrite = 1'b0;
539
                   BEQ = 1'b0;
540
                   BLT = 1'b0;
541
                   BGE = 1'b1;
542
                   ALUOp = 2'b01;
543
544
                 {\tt end}
               endcase
545
546
            end
547
                                           // I-Type (ADDI)
            7'b0010011: begin
549
              ALUSrc = 1'b1;
              MemtoReg = 1'b0;
551
              RegWrite = 1'b1;
552
              MemRead = 1'b0;
553
              MemWrite = 1'b0;
554
              BEQ = 1'b0;
555
              BLT = 1, b0;
              BGE = 1'b0;
557
               ALUOp = 2'b00;
558
            end
559
560
            default: begin
                                         // Default
561
               ALUSrc = 1'b0;
562
              MemtoReg = 1'b0;
563
               RegWrite = 1'b0;
564
              MemRead = 1'b0;
565
              MemWrite = 1'b0;
566
              BEQ = 1'b0;
567
              BLT = 1'b0;
568
              BGE = 1'b0;
569
               ALUOp = 2'b00;
570
            end
```

```
572
          endcase
573
       end
575
576
577 endmodule
578
579
580 module ALU_Control (ALUOp, Funct, Operation);
581
     input [1:0] ALUOp;
     input [3:0] Funct;
583
584
     output reg [3:0] Operation;
585
586
     always 0 (*)
587
       begin
588
          case(ALUOp)
590
591
            2'b00: Operation = 4'b0010;
                                             // I/S-Type
592
593
594
            2'b01: Operation = 4'b0110;
                                                // SB-Type (BEQ)
595
            2'b10: begin
                                                // R-Type
596
              case(Funct)
598
599
                 4'b0000: Operation = 4'b0010;
600
601
                 4'b1000: Operation = 4'b0110;
602
603
                 4'b0111: Operation = 4'b0000;
604
                 4'b0110: Operation = 4'b0001;
606
607
                 default: Operation = 4'b0000;
608
609
               endcase
610
611
            end
612
613
            default: Operation = 4'b0000;
614
615
          endcase
616
617
        end
618
619
620 endmodule
```

```
621
622
623 module RISC_V_Processor (clk, reset);
624
             input clk, reset;
625
626
             wire [63:0] PC_Out;
627
             wire [63:0] out;
628
             wire [31:0] Instruction;
629
             wire [6:0] opcode;
630
             wire [4:0] rd;
             wire [2:0] funct3;
632
             wire [4:0] rs1;
633
             wire [4:0] rs2;
634
             wire [6:0] funct7;
635
             wire [63:0] imm_data;
636
             wire [63:0] rd1;
637
             wire [63:0] rd2;
             wire BEQ, BLT, BGE, MemRead, MemtoReg, MemWrite, ALUSrc,
639
                 RegWrite;
             wire [1:0] ALUOp;
640
             wire [63:0] out_M1;
641
             wire [3:0] Operation;
642
             wire [63:0] result;
643
             wire zero;
644
             wire sign;
             wire [63:0] out_A2;
646
             wire [63:0] out_M2;
647
             wire [63:0] out_DM;
648
             wire [63:0] wtData;
649
             wire [63:0] d1,d2,d3,d4;
650
             wire [63:0] r1,r2,r3,r4,r22,r23,r20,r21,r19,r18;
651
652
             Program_Counter PC1(.clk(clk), .reset(reset), .PC_In(out_M2
                ), .PC_Out(PC_Out));
654
655
             Adder A1 (.a(PC_Out), .b(64'd4), .out(out));
656
657
658
             Instruction\_Memory \ I1 (.Instr\_Add(PC\_Out), \ .Instruction(PC\_Out), \ .Inst
659
                 Instruction) );
660
             Parser P1( .ins(Instruction), .opcode(opcode), .rd(rd),
661
                 funct3(funct3), .rs1(rs1), .rs2(rs2), .funct7(funct7) );
662
             Control_Unit C1(.Opcode(opcode), .funct3(funct3), .BEQ(BEQ)
663
                  , .BLT(BLT), .BGE(BGE), .MemRead(MemRead), .MemtoReg(
                 MemtoReg), .ALUOp(ALUOp), .MemWrite(MemWrite), .ALUSrc(
```

```
ALUSrc), .RegWrite(RegWrite));
664
     ImmGen G1 (.ins(Instruction), .imm_data(imm_data) );
665
666
    registerFile R1( .clk(clk), .reset(reset), .wtData(wtData),
667
       .rs1(rs1), .rs2(rs2), .rd(rd), .regWrite(RegWrite), .rd1(
      rd1), .rd2(rd2) ,.r1(r1),.r2(r2),.r3(r3),.r4(r4),.r22(r22)
      ,.r23(r23),.r20(r20),.r21(r21),.r19(r19),.r18(r18));
668
    MUX M1(.A(rd2), .B(imm_data), .sel(ALUSrc), .out(out_M1) );
669
     ALU_Control C2( .ALUOp(ALUOp), .Funct({Instruction[30],
671
      funct3}), .Operation(Operation));
672
     Adder A2 (.a(PC_Out), .b(imm_data << 1), .out(out_A2) );
673
674
    ALU_64 AL( .a(rd1), .b(out_M1), .ALUop(Operation), .result(
675
      result), .zero(zero), .sign(sign));
676
    MUX M2 (.A(out), .B(out_A2), .sel((zero & BEQ) || (sign &
677
      BLT) || (~sign & BGE)), .out(out_M2));
678
679
    Data_Memory D1(.Mem_Addr(result), .W_Data(rd2), .clk(clk),
680
      .MemWrite(MemWrite), .MemRead(MemRead), .Read_Data(out_DM)
      ,.d1(d1),.d2(d2),.d3(d3),.d4(d4));
681
    MUX M3 (.A(result), .B(out_DM), .sel(MemtoReg), .out(wtData
682
      ));
683
685 endmodule
```

Test Branch

```
module tb();

reg clk, reset;

RISC_V_Processor RISCV(.clk(clk), .reset(reset));

initial
begin

sdumpfile("dump.vcd");
dumpvars();

reset = 1'b1;
```

```
clk = 1'b0;
14
          #2
17
          reset = 1'b0;
18
19
20
        end
21
     always
22
        begin
23
          #6
          clk = ~clk;
25
        end
26
27
  endmodule
```

2.3 Results

As can be seen from the waveform generated, the final values in d1,d2,d3 and d4 are 3, 5, 8 and 9 respectively. Initially, the first element of the unsorted array, 8, was stored in d1. Upon performing insertion sort, this value got swapped with the value in d2 which was 5. Now d1 = 5 and d2 = 8. This swapping continued until all the elements in the array were sorted in ascending order. The waveform given below shows the elements being swapped and sorted at each time instant.

Simulation results can also be viewed at: https://www.edaplayground.com/x/sBdk



Figure 2.3: EP Wave for Sorting

Task2

3.1 Objectives

The objective of this task is to convert our Single Cycle Processor into a 5 Stage Pipelined Processor.

- Create registers
- Create Control Block
- integration
- Create test bench
- ensure if the algorithm works

3.2 Creating Pipeline Registers

To make a pipelined processor, we need to implement 4 intermediate registers, namely IF/ID, ID/EX, EX/MEM and MEM/WB. Their placement in the processor architecture can be seen below.

3.2.1 IF/ID

The instruction is read from the memory using PC address and is then placed in the IF/ID pipeline register. The PC address gets incremented by 4 and is then back into the PC for the next clock cycle. This PC is also stored in the IF/ID pipeline register for later use if needed, such as for beq instructions. This is because the processor does not know which instruction is being fetched and so any information that has the potential to be needed later is passed down the pipeline. The instruction portion of the IF/ID pipeline register supplies the immediate field (64 bit sign extended), and the registers numbers needed to read the two registers.




Figure 3.1: 5 Stage Pipelined Processor

```
2 module Reg_IF_ID (clk, reset, PC_In, ins, PC_Out, ins_out);
    input clk, reset;
    input [63:0] PC_In;
6
    input [31:0] ins;
    output reg [63:0] PC_Out;
    output reg [31:0] ins_out;
10
    always @ (posedge clk or posedge reset)
11
      begin
12
13
         if (reset == 1'b1)
14
           begin
15
             PC_0ut = 64'd0;
17
             ins_out = 32'd0;
20
           end
21
         else
22
           begin
23
             PC_Out = PC_In;
             ins_out = ins;
           end
28
      end
```

3.2.2 ID/EX

All three values from IF/ID are stored in the ID/EX pipeline register, along with the PC address. If reset is enabled, the output values are all set to 0, else the same input values are passed as output.

```
3 module Reg_ID_EX (clk, reset, WB_In, WB_Out, M_In, M_Out,
     EX_In, EX_Out, PC_In, PC_Out, RD1_In, RD1_Out, RD2_In,
     RD2_Out, Imm_In, Imm_Out, Funct_In, Funct_Out, Wr_Reg_In,
     Wr_Reg_Out, Rs1_In, Rs1_Out, Rs2_In, Rs2_Out);
    input clk, reset;
5
    input [63:0] PC_In, RD1_In, RD2_In, Imm_In;
    input [3:0] Funct_In;
    input [4:0] Wr_Reg_In, Rs1_In, Rs2_In;
    input [1:0] WB_In;
    input [4:0] M_In;
    input [2:0] EX_In;
    output reg [63:0] PC_Out, RD1_Out, RD2_Out, Imm_Out;
13
    output reg [3:0] Funct_Out;
14
    output reg [4:0] Wr_Reg_Out, Rs1_Out, Rs2_Out;
15
16
    output reg [1:0] WB_Out;
    output reg [4:0] M_Out;
17
    output reg [2:0] EX_Out;
18
    always @ (posedge clk or posedge reset)
20
      begin
21
22
        if (reset == 1'b1)
          begin
24
            PC_Out = 64'd0;
             RD1_Out = 64'd0;
27
            RD2_Out = 64'd0;
28
            Imm_Out = 64'd0;
29
            Funct_Out = 4'd0;
            Wr_Reg_Out = 5'd0;
            Rs1_Out = 5'd0;
32
            Rs2_Out = 5'd0;
            WB_Out = 2'd0;
            M_Out = 5'd0;
35
            EX_Out = 3'd0;
36
```

```
end
38
39
         else
           begin
41
42
             PC_Out = PC_In;
43
             RD1_Out = RD1_In;
44
             RD2_Out = RD2_In;
45
             Imm_Out = Imm_In;
             Funct_Out = Funct_In;
              Wr_Reg_Out = Wr_Reg_In;
             Rs1_Out = Rs1_In;
49
             Rs2_Out = Rs2_In;
50
             WB_Out = WB_In;
             M_Out = M_In;
             EX_Out = EX_In;
           end
57
       end
58
59 endmodule
```

3.2.3 EX/MEM

The effective address is placed in the EX/MEM pipeline register.

```
module Reg_EX_MEM (clk, reset, WB_In, WB_Out, M_In, M_Out,
     PC_In, PC_Out, Zero_In, Zero_Out, Result_In, Result_Out,
     RD2_In, RD2_Out, Wr_Reg_In, Wr_Reg_Out, Sign_In, Sign_Out)
    input clk, reset, Sign_In;
    input [1:0] WB_In;
    input [4:0] M_In;
    input [63:0] PC_In;
    input Zero_In;
    input [63:0] Result_In;
    input [63:0] RD2_In;
9
    input [4:0] Wr_Reg_In;
10
11
    output reg [1:0] WB_Out;
    output reg [4:0] M_Out;
13
    output reg [63:0] PC_Out;
    output reg Zero_Out, Sign_Out;
15
16
    output reg [63:0] Result_Out;
    output reg [63:0] RD2_Out;
17
    output reg [4:0] Wr_Reg_Out;
```

```
19
    always @ (posedge clk or posedge reset)
20
21
       begin
22
         if (reset == 1'b1)
           begin
24
25
             WB_Out = 2'd0;
26
             M_Out = 5'd0;
27
             PC_Out = 64'd0;
             Zero_0ut = 1'b0;
             Result_Out = 64'd0;
30
             RD2_Out = 64'd0;
31
             Wr_Reg_Out = 5'd0;
32
             Sign_0ut = 1'b0;
33
34
           end
37
         else
           begin
38
39
             WB_Out = WB_In;
             M_Out = M_In;
41
             PC_Out = PC_In;
42
             Zero_Out = Zero_In;
             Result_Out = Result_In;
             RD2_Out = RD2_In;
45
             Wr_Reg_Out = Wr_Reg_In;
46
             Sign_Out = Sign_In;
47
           end
49
       end
50
51 endmodule
```

3.2.4 MEM/WB

The register containing the data to be stored was read in an earlier stage and stored in ID/EX. The only way to make the data available during the MEM stage is to place the data into the EX/MEM pipeline register in the EX stage, just as we stored the effective address into EX/MEM.

```
input [4:0] Wr_Reg_In;
    output reg [1:0] WB_Out;
9
    output reg [63:0] RD_Out;
10
    output reg [63:0] Result_Out;
11
    output reg [4:0] Wr_Reg_Out;
12
13
    always @ (posedge clk or posedge reset)
14
       begin
16
         if (reset == 1'b1)
           begin
18
19
             WB_Out = 2'd0;
20
             RD_Out = 64'd0;
21
             Result_Out = 64'd0;
22
             Wr_Reg_Out = 5'd0;
23
24
25
           end
26
         else
27
           begin
28
29
              WB_Out = WB_In;
30
             RD_Out = RD_In;
31
              Result_Out = Result_In;
              Wr_Reg_Out = Wr_Reg_In;
33
34
           end
35
       end
37
39 endmodule
```

3.3 Forwarding Unit

The forwarding control will be in the EX stage, because the ALU forwarding multiplexors are found in that stage. Thus, we must pass the operand register numbers from the ID stage via the ID/EX pipeline register to determine whether to forward values. Before forwarding, the ID/EX register had no need to include space to hold the rs1 and rs2 fields. Hence, they were added to ID/EX. Forwarding is based on the following table. It indicates from where the first and second ALU operand are forwarded from. Forward A is the control output signal for the first operand whereas Forward B is for the second operand.

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

Figure 3.2: Control Values for Forwarding Multiplexers

3.3.1 Modules for Forward A and B

```
2 module Forward_A (rd1, wtData, prev_result, sel_A, out_FwA);
    input [63:0] rd1, wtData, prev_result;
    input [1:0] sel_A;
    output reg [63:0] out_FwA;
    always @ (*)
9
      begin
10
11
        case(sel_A)
13
          2'b00: out_FwA = rd1;
          2'b01: out_FwA = wtData;
          2'b10: out_FwA = prev_result;
17
          default: out_FwA = 64'd0;
18
        endcase
21
      end
22
24 endmodule
```

```
25
26
  module Forward_B (rd2, wtData, prev_result, sel_B, out_FwB);
28
    input [63:0] rd2, wtData, prev_result;
29
    input [1:0] sel_B;
30
31
    output reg [63:0] out_FwB;
32
33
    always @ (*)
34
      begin
36
         case(sel_B)
37
38
           2'b00: out_FwB = rd2;
39
           2'b01: out_FwB = wtData;
40
           2'b10: out_FwB = prev_result;
43
           default: out_FwB = 64'd0;
44
         endcase
45
46
       end
47
49 endmodule
```

3.3.2 Implementing the Forwarding Unit

Conditions for detecting data hazards and resolving them

```
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs1)) ForwardA = 10
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs2)) ForwardB = 10
```

This case forwards the result from the previous instruction to either input of the ALU. If the previous instruction is going to write to the register file, and the write register number matches the read register number of ALU inputs A or B, provided it is not register 0, then steer the multiplexor to pick the value instead from the pipeline register EX/MEM.

```
if (MEM/WB.RegWrite and (MEM/WB.RegisterRd 0) and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs1)) and (MEM/WB.RegisterRd = ID/EX.RegisterRs1))
```

```
ForwardA = 01

If (MEM/WB.RegWrite and (MEM/WB.RegisterRd 0) and not(EX/MEM.RegisterRd 0) and (EX/MEM.RegisterRd 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs2)) and (MEM/WB.RegisterRd = ID/EX.RegisterRs2))

ForwardB = 01
```

Based on these forwarding conditions, we developed our own forwarding unit.




Figure 3.3: Forwarding Unit Added to the Architecture

```
if (EM_regwt == 1'b1 && EM_rd != 4'b0000)
13
           begin
14
             if (EM_rd == rs1)
16
               begin
17
                  sel_A = 2'b10;
18
               end
20
             else if (EM_rd == rs2)
21
               begin
                 sel_B = 2'b10;
24
               end
           end
25
         else if (MW_regwt == 1'b1 && MW_rd != 4'b0000)
28
           begin
             if (EM_rd != rs1 && MW_rd == rs1)
31
               begin
32
                  sel_A = 2,b01;
33
34
               end
35
             else if (EM_rd != rs2 && MW_rd == rs2)
36
               begin
37
                 sel_B = 2'b01;
               end
39
           end
40
41
         else
          begin
            sel_A = 2'b00;
             sel_B = 2'b00;
           end
47
      end
48
50 endmodule
```

3.4 Integrating Register Modules and Forwarding Unit

```
module RISC_V_Processor (clk, reset);

input clk, reset;

wire [63:0] PC_Out;
wire [63:0] out;
```

```
wire [31:0] Instruction;
    wire [6:0] opcode;
    wire [4:0] rd;
    wire [2:0] funct3;
10
    wire [4:0] rs1;
11
    wire [4:0] rs2;
    wire [6:0] funct7;
13
    wire [63:0] imm_data;
14
    wire [63:0] rd1;
    wire [63:0] rd2;
    wire BEQ, BLT, BGE, MemRead, MemtoReg, MemWrite, ALUSrc,
     RegWrite;
    wire [1:0] ALUOp;
18
    wire [63:0] out_M1;
19
    wire [3:0] Operation;
    wire [63:0] result;
21
    wire zero;
22
    wire sign;
    wire [63:0] out_A2;
24
    wire [63:0] out_M2;
25
    wire [63:0] out_DM;
26
    wire [63:0] out_FwA, out_FwB;
27
    wire [63:0] wtData;
28
    wire [63:0] d1,d2,d3,d4;
29
    wire [63:0] r1,r2,r3,r4,r22,r23,r20,r21,r19,r18;
30
    wire [63:0] REG1_PCout;
32
    wire [31:0] REG1_INSout;
33
    wire [1:0] WB_Out, sel_A, sel_B;
34
    wire [4:0] M_Out;
35
    wire [2:0] EX_Out;
36
    wire [63:0] REG2_PCout;
37
    wire [63:0] REG2_RD1out;
38
    wire [63:0] REG2_RD2out;
    wire [63:0] Imm_Out;
40
    wire [3:0] Funct_Out;
41
    wire [4:0] REG2_Wr_Reg_Out, Rs1_Out, Rs2_Out;
42
    wire [1:0] WBout_S3;
43
    wire [4:0] Mout_S3;
44
    wire [63:0] PCout_S3;
45
    wire Zero_Out, sign_out;
    wire [63:0] Result_Out;
47
    wire [63:0] RD2out_S3;
48
    wire [4:0] RegOut_S3;
49
    wire [1:0] WBout_S4;
50
    wire [63:0] RDout_S4;
51
    wire [63:0] Resultout_S4;
52
    wire [4:0] RegOut_S4;
53
```

```
Program_Counter PC1(.clk(clk), .reset(reset), .PC_In(out_M2
     ), .PC_Out(PC_Out) );
57
    Adder A1 (.a(PC_Out), .b(64'd4), .out(out));
58
59
    Instruction_Memory I1(.Instr_Add(PC_Out), .Instruction(
61
     Instruction) );
62
    Reg_IF_ID S1 (.clk(clk), .reset(reset), .PC_In(PC_Out), .
     ins(Instruction), .PC_Out(REG1_PCout), .ins_out(
     REG1_INSout) );
64
    Parser P1( .ins(REG1_INSout), .opcode(opcode), .rd(rd),
65
     funct3(funct3), .rs1(rs1), .rs2(rs2), .funct7(funct7) );
66
    Control_Unit C1(.Opcode(opcode), .funct3(funct3), .BEQ(BEQ)
     , .BLT(BLT), .BGE(BGE), .MemRead(MemRead), .MemtoReg(
     MemtoReg), .ALUOp(ALUOp), .MemWrite(MemWrite), .ALUSrc(
     ALUSrc), .RegWrite(RegWrite));
68
    ImmGen G1 (.ins(REG1_INSout), .imm_data(imm_data) );
69
70
    registerFile R1( .clk(clk), .reset(reset), .wtData(wtData),
      .rs1(rs1), .rs2(rs2), .rd(RegOut_S4), .regWrite(WBout_S4
     [1]), .rd1(rd1), .rd2(rd2) ,.r1(r1),.r2(r2),.r3(r3),.r4(r4
     ),.r22(r22),.r23(r23),.r20(r20),.r21(r21),.r19(r19),.r18(
     r18));
72
    Reg_ID_EX S2 (.clk(clk), .reset(reset), .WB_In({RegWrite,
     MemtoReg}), .WB_Out(WB_Out), .M_In({BEQ, BLT, BGE, MemRead
     , MemWrite}), .M_Out(M_Out), .EX_In({ALUOp, ALUSrc}), .
     EX_Out(EX_Out), .PC_In(REG1_PCout), .PC_Out(REG2_PCout),
     RD1_In(rd1), .RD1_Out(REG2_RD1out), .RD2_In(rd2), .RD2_Out
     (REG2_RD2out), .Imm_In(imm_data), .Imm_Out(Imm_Out), .
     Funct_In({REG1_INSout[30], funct3}), .Funct_Out(Funct_Out)
     , .Wr_Reg_In(rd), .Wr_Reg_Out(REG2_Wr_Reg_Out), .Rs1_In(
     rs1), .Rs1_Out(Rs1_Out), .Rs2_In(rs2), .Rs2_Out(Rs2_Out) )
74
    Forwarding_Unit FU (.rs1(Rs1_Out), .rs2(Rs2_Out), .EM_rd(
76
     RegOut_S3), .MW_rd(RegOut_S4), .EM_regwt(WB_Out[1]),
     MW_regwt(WBout_S4[1]), .sel_A(sel_A), .sel_B(sel_B) );
77
    Forward_A FA (.rd1(REG2_RD1out), .wtData(wtData), .
     prev_result(Result_Out), .sel_A(sel_A), .out_FwA(out_FwA)
     );
```

```
Forward_B FB (.rd2(REG2_RD2out), .wtData(wtData), .
80
      prev_result(Result_Out), .sel_B(sel_B), .out_FwB(out_FwB)
      );
81
    MUX M1(.A(out_FwB), .B(Imm_Out), .sel(EX_Out[0]), .out(
82
      out_M1));
83
    ALU_Control C2( .ALUOp(EX_Out[2:1]), .Funct(Funct_Out), .
84
      Operation(Operation));
    Adder A2 (.a(REG2_PCout), .b(Imm_Out << 1), .out(out_A2) );
86
87
    ALU_64 AL( .a(out_FwA), .b(out_M1), .ALUop(Operation), .
88
     result(result), .zero(zero), .sign(sign));
89
    Reg_EX_MEM S3 (.clk(clk), .reset(reset), .WB_In(WB_Out), .
      WB_Out(WBout_S3), .M_In(M_Out), .M_Out(Mout_S3), .PC_In(
      out_A2), .PC_Out(PCout_S3), .Zero_In(zero), .Zero_Out(
      Zero_Out), .Result_In(result), .Result_Out(Result_Out), .
      RD2_In(REG2_RD2out), .RD2_Out(RD2out_S3), .Wr_Reg_In(
      REG2_Wr_Reg_Out), .Wr_Reg_Out(RegOut_S3), .Sign_In(sign),
      .Sign_Out(sign_out));
91
    MUX M2 (.A(out), .B(PCout_S3), .sel((Zero_Out & Mout_S3[4])
92
       || (sign_out & Mout_S3[3]) || (~sign_out & Mout_S3[2])),
      .out(out_M2));
93
94
    Data_Memory D1(.Mem_Addr(Result_Out), .W_Data(RD2out_S3), .
      clk(clk), .MemWrite(Mout_S3[0]), .MemRead(Mout_S3[1]), .
      Read_Data(out_DM),.d1(d1),.d2(d2),.d3(d3),.d4(d4));
96
    Reg_MEM_WB S4 (.clk(clk), .reset(reset), .WB_In(WBout_S3),
      .WB_Out(WBout_S4), .RD_In(out_DM), .RD_Out(RDout_S4), .
      Result_In(Result_Out), .Result_Out(Resultout_S4), .
      Wr_Reg_In(RegOut_S3), .Wr_Reg_Out(RegOut_S4) );
    MUX M3 (.A(Resultout_S4), .B(RDout_S4), .sel(WBout_S4[0]),
99
      .out(wtData) );
100
102 endmodule
```

3.4.1 Testing

```
module tb();
```

```
2
    reg clk, reset;
3
    RISC_V_Processor RISCV(.clk(clk), .reset(reset) );
    initial
      begin
9
         $dumpfile("dump.vcd");
10
        $dumpvars();
11
        reset = 1'b1;
13
        clk = 1'b0;
14
        #2
17
        reset = 1'b0;
18
      end
20
21
    always
22
      begin
23
24
        #5
        clk = ~clk;
25
      end
26
29 endmodule
```

3.5 Results




Figure 3.4: Simulation Results

Simulation results can also be viewed at: https://www.edaplayground.com/x/MY3s


Instructions: ADD x7, x6, x5 ADD x10, x7, x6

x6 and x5 holds 2 and 1 values respectively. We can see that the result is 3 and then 5, which is correct and as expected. x7 will hold the value 2+1 = 3. Then, x10 will be assigned 3+2 = 5. It means that forwarding unit works fine!

Task3

4.1 Objectives

- $\bullet\,$ Optimize insertion sort code to remove data hazards
- Making stall hazard block
- Making Flushing hazard block
- ullet ensure if the algorithm works



IGURE 4.60 Pipelined control overview, showing the two multiplexors for forwarding, the hazard detection unit, and ne forwarding unit. Although the ID and EX stages have been simplified—the sign-extended immediate and branch logic are missing—is drawing gives the essence of the forwarding hardware requirements.

Figure 4.1: Architecture for Hazard detection

4.2 Hazard Detection (Stalling)

Forwarding cannot be used when an instruction tries to read a register following a load instruction that writes the same register. There should be a mechanism that must stall the pipeline for the combination of load followed by an instruction that reads its result. Hence, in addition to a forwarding unit, we need a hazard detection unit. It operates during the ID stage so that it can insert the stall between the load and the instruction dependent on it. Checking for load instructions, the control for the hazard detection unit is this condition:

Stalling the pipeline sets all seven control signals to 0 and doesn't change the program counter and IF-ID pipelined register, it acts like an nop instruction.

4.2.1 Implementation of Hazard Detection Block

```
nodule Hazard_detection_block(rst,clk, ID_EX_memRead,
     Instructions,ID_EX_registerRt,IF_ID_Write,PC_Write,
     MUX_Control_zero);
    input clk, rst;
    input ID_EX_memRead;
3
    input [31:0] Instructions;
    input [4:0] ID_EX_registerRt;
    output reg IF_ID_Write;
    output reg PC_Write;
    output reg MUX_Control_zero;
    always @(*)
11
      begin
        if((ID_EX_memRead) & ((ID_EX_registerRt == Instructions
12
      [19:15]) | (ID_EX_registerRt == Instructions[24:20])))
          begin
13
14
             IF_ID_Write= 0;
             PC_Write=0;
16
            MUX_Control_zero=1;
       end else
18
           begin
              IF_ID_Write = 1;
20
             PC_Write =1'b1;
21
              MUX_Control_zero =0;
         end
24
            end
25
26
28 endmodule
```

4.2.2 Flushing

We also introduced an additional block to perform flushing. If a branch is detected, then the register contents are set to 0 for the stages that were preloaded before branch was fully executed.

```
always @(posedge clk, posedge rst)
    begin
    if (M_EX_MEM)
      begin
11
12
      flush_If_ID_register = 1'b1;
13
       flush_ID_EX_register = 1'b1;
14
      flush_EX_MEM_register= 1'b1;
15
      end
16
    else
17
      begin
19
      flush_If_ID_register = 1'b0;
      flush_ID_EX_register = 1'b0;
20
      flush_EX_MEM_register= 1'b0;
21
22
      end
23
    end
24
26 endmodule
```

To implement flush, we had to make changes to our pipeline registers.

IF-ID Register

```
n module Reg_IF_ID (flush_If_ID_register,IF_ID_Write,clk, reset
     , PC_In, ins, PC_Out, ins_out);
    input clk, reset;
    input [63:0] PC_In;
    input [31:0] ins;
    input IF_ID_Write,flush_If_ID_register;
    output reg [63:0] PC_Out;
    output reg [31:0] ins_out;
10
    always @ (posedge clk or posedge reset)
11
12
      begin
13
        if (reset == 1'b1 | flush_If_ID_register==1)
14
          begin
16
             PC_Out = 64, d0;
             ins_out = 32'd0;
19
          end
20
21
22
        else
          begin
            if(IF_ID_Write)
```

ID-EX

```
2 module Reg_ID_EX (flush_ID_EX_register, MUX_Control_zero,clk,
     reset, WB_In, WB_Out, M_In, M_Out, EX_In, EX_Out, PC_In,
     PC_Out, RD1_In, RD1_Out, RD2_In, RD2_Out, Imm_In, Imm_Out,
      Funct_In, Funct_Out, Wr_Reg_In, Wr_Reg_Out, Rs1_In,
     Rs1_Out, Rs2_In, Rs2_Out);
    input clk, reset;
    input [63:0] PC_In, RD1_In, RD2_In, Imm_In;
    input [3:0] Funct_In;
    input [4:0] Wr_Reg_In, Rs1_In, Rs2_In;
    input [1:0] WB_In;
    input [4:0] M_In;
    input [2:0] EX_In;
10
    input MUX_Control_zero,flush_ID_EX_register;
11
12
    output reg [63:0] PC_Out, RD1_Out, RD2_Out, Imm_Out;
13
    output reg [3:0] Funct_Out;
14
    output reg [4:0] Wr_Reg_Out, Rs1_Out, Rs2_Out;
15
    output reg [1:0] WB_Out;
16
17
    output reg [4:0] M_Out;
    output reg [2:0] EX_Out;
18
19
    always @ (posedge clk or posedge reset)
20
21
      begin
22
        if (reset == 1'b1 | MUX_Control_zero == 1|
23
     flush_ID_EX_register == 1)
          begin
24
25
            PC_Out = 64'd0;
            RD1_Out = 64'd0;
             RD2_Out = 64'd0;
28
             Imm_Out = 64'd0;
29
             Funct_0ut = 4'd0;
30
             Wr_Reg_Out = 5'd0;
31
32
             Rs1_Out = 5'd0;
            Rs2_Out = 5'd0;
```

```
WB_Out = 2'd0;
34
              M_Out = 5'd0;
35
              EX_Out = 3'd0;
37
           end
38
39
         else
           begin
41
              PC_Out = PC_In;
              RD1_Out = RD1_In;
              RD2_Out = RD2_In;
45
              Imm_Out = Imm_In;
46
              Funct_Out = Funct_In;
47
              Wr_Reg_Out = Wr_Reg_In;
             Rs1_Out = Rs1_In;
49
              Rs2_Out = Rs2_In;
             WB_Out = WB_In;
              M_Out = M_In;
52
              EX_Out = EX_In;
53
54
55
           {\tt end}
56
       end
57
59 endmodule
```

EX-MEM Register

```
1 module Reg_EX_MEM (flush_EX_MEM_register,clk, reset, WB_In,
     WB_Out, M_In, M_Out, PC_In, PC_Out, Zero_In, Zero_Out,
     Result_In, Result_Out, RD2_In, RD2_Out, Wr_Reg_In,
     Wr_Reg_Out, Sign_In, Sign_Out);
    input clk, reset, Sign_In;
    input [1:0] WB_In;
    input [4:0] M_In;
    input [63:0] PC_In;
    input Zero_In;
    input [63:0] Result_In;
    input [63:0] RD2_In;
    input [4:0] Wr_Reg_In;
10
    input flush_EX_MEM_register;
11
12
    output reg [1:0] WB_Out;
13
    output reg [4:0] M_Out;
14
15
    output reg [63:0] PC_Out;
    output reg Zero_Out, Sign_Out;
```

```
output reg [63:0] Result_Out;
17
    output reg [63:0] RD2_Out;
18
    output reg [4:0] Wr_Reg_Out;
19
20
21
    always @ (posedge clk or posedge reset)
22
23
      begin
24
         if (reset == 1'b1 | flush_EX_MEM_register==1'b1 )
           begin
             WB_Out = 2'd0;
28
             M_Out = 5'd0;
29
             PC_Out = 64, d0;
             Zero_0ut = 1'b0;
             Result_Out = 64'd0;
32
             RD2_Out = 64'd0;
             Wr_Reg_Out = 5'd0;
35
             Sign_{out} = 1'b0;
36
           end
37
         else
39
           begin
40
             WB_Out = WB_In;
             M_Out = M_In;
43
             PC_Out = PC_In;
44
             Zero_Out = Zero_In;
             Result_Out = Result_In;
             RD2_Out = RD2_In;
             Wr_Reg_Out = Wr_Reg_In;
             Sign_Out = Sign_In;
           end
51
      end
53 endmodule
```

MEM-WB Register

```
input flush;
    output reg [1:0] WB_Out;
10
    output reg [63:0] RD_Out;
11
    output reg [63:0] Result_Out;
12
    output reg [4:0] Wr_Reg_Out;
13
14
    always @ (posedge clk or posedge reset)
15
       begin
16
17
         if (reset == 1'b1 | flush ==1)
           begin
19
20
             WB_Out = 2'd0;
21
             RD_Out = 64'd0;
             Result_Out = 64'd0;
23
             Wr_Reg_Out = 5'd0;
24
26
           end
27
         else
28
29
           begin
30
             WB_Out = WB_In;
31
             RD_Out = RD_In;
             Result_Out = Result_In;
             Wr_Reg_Out = Wr_Reg_In;
34
35
           end
36
37
       end
38
40 endmodule
```

4.3 Testing the New Pipeline

```
lw x4 0x1(zero)
2 add x3 x4 x5
```

We are loading from memory 0x00001 in to register 4. Then we are adding x4 and x5 together. The image shows the result in R3 which is 6 as x4 contains 4 and x5 contain 2




Figure 4.2: Testing for Stall condition

```
add x5 x4 x6
beq zero zero skip
addi x3 zero 3
skip:
addi x4 zero 4
```

The branch instruction is added above an addi stage. hence if flushing takes place we will not see 3 in x3. The result would be 4 in R4 as shown in the figure below.




Figure 4.3: Tests for Flushing condition

4.4 Testing the Sorting Algorithm




Figure 4.4: Result for sorting using Pipelined Architecture

4.5 Results

The sorting Algorithm was not able to execute properly. There have been numerous challenges faced while designing the pipelined architecture. The image above shows

Simulation results can also be viewed at: https://www.edaplayground.com/x/sBdk

4.6 Challenges faced

- 1. It was quiet difficult to manage the code and due to the differences in choice of naming connections and wires.
- 2. Majority of Time was spent on task 3 as when we integrated all components together, the results started to change. We were testing isolated conditions for each implementation but as insertion sort contains many different hazard, the modules are not able to work together properly.
- 3. There was also different implementations present for wiring the data hazard. In some flushing conditions, branch was detected within the decode stage hence reducing the instructions that will be lost. Both method yielded unfavourable results.

Bibliography

D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The hardware/software interface. Morgan Kaufmann, 2021.