

Non-Contiguous memory Allocation:-

Date - 7 Dec

Page size = Frame size

Dividing process in pages and putting them in frames of main memory is called paging.

CPU will execute the process but it doesn't about paging is used.

Whenever the CPU wants to execute the process, it will call the process

but byte no. 3 is located in main memory at 9 so to access that we need mapping because CPU doesn't generate ab address.

We need mapping which convert 3 to 9 and break us the requested data.


To do mapping we need MMU (Memory management unit) convert the CPU generated addresses into ab address.

For converting MMU using page table.

Page table contains frame numbers that where page is present in MM

Every process

- CPU always works on logical address that is page number and page offset.



Page table entry :-




FRAME	Valid(1)/	Protection	Reference	Caching	Dirty/
No.	Invalid(0)	(RWX)	(0/1)		modify

Present/Absent (above Valid/Invalid)
 LRU (above Reference)
 Enable/Disable (above Dirty/modify)
 mandatory field (under FRAME No.)
 Optional fields (under Protection, Reference, Caching, Dirty/modify)
 Read, Write, Execute (under Protection)


- * Each Process has its own page table.
- * Page table will be in M/M (frame).

Two-level Paging :-

Example :- Physical address space = 256 MB = 2^{28} B
 Logical address space = 4 GB
 Frame size = 4 kB = 2^{12} B
 Page table Entry = 2 B




Topic: Memory Management
Inverted paging :-



let;

M/M = 1024 frame

No. of entries in Inverted page table = 1024


Thrashing :-

When we store maximum no. of process in RAM is called multiprogramming. & when CPU not hit the process (page) in the ram means page fault then occurs thrashing.

Because system take lots of time to service the page fault from hard disk to RAM.

Thrashing remove by :-

- 1) M/M size increased
- 2) Long term scheduler

Segmentation:-

* Segmentation done by various size.

Let:-


segment no. 0001 10000 segment offset

Overlay :- * Overlay concepts use in embedded system.

OS
2MB
4MB
8MB
16MB

* Overlay use where main memory is limited.

Ques:- Consider a two Pass assembler pass 1: 80KB, pass2: 90KB
Symbol table: 30KB, common routine: 20KB
At a time only one pass is in use what is min partition size required if overlay driver is 10KB size.




80KB
90KB
30KB
20KB
10KB
X 230KB

Pass 1
80KB
30KB
20KB
10KB
140KB

Pass 2
90KB
30KB
20KB
10KB
150KB

Ans.

Virtual Memory :-




Effective Memory Access time :

$$EMAT = \underbrace{p}_{\text{Page fault occur}} (\text{page fault service time}) + (1-p) (\text{main memory access time})$$

msec nsec

Translation Lookaside Buffer (TLB) :-



$$EMAT = \text{Hit} (TLB + X)$$

Time

$$\oplus = EMAT$$

$$EMAT = \text{miss} (TLB + X + X)$$

Ques:- A paging scheme using TLB. TLB Access time is 10 ns and main memory access time takes 50 ns. What is effective memory access time (in ns) if TLB hit ratio is 90% and there is no page fault.

Solve:- $EMAT = \text{Hit} (TLB + M/M) + \text{Miss} (TLB + \text{PT} + M/M)$

$$= 90\% (10 + 50) + 10\% (10 + 50 + 50)$$

$$= \frac{90}{100} \times 60 + \frac{10}{100} \times 110$$

$$= 54 + 11 = 65 \text{ ns. } \underline{\text{Ans.}}$$

* If page fault occur then also add page fault service time in EMAT.

Page Replacement algo :-

- 1) FIFO
- 2) Optimal Page Replacement
- 3) Least Recently Used (LRU)

● FIFO Page Replacement Algo :-

Reference String } 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

f_3			1	1	1	X	0	0	X	3	3	3	X	2	2				
f_2		0	0	0	X	3	3	X	2	2	2	X	1	1	1				
f_1	7	7	X	2	2	2	X	4	4	X	0	0	0	0	0				
	*	*	*	*	Hit	*	*	*	*	*	*	Hit	*	*	Hit				

Page hit = 3

Page miss / Page fault = 12

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{No. of Reference}} \times 100 = \frac{3}{15} \times 100 = 20\%$$

$$\text{Miss Ratio} = \frac{\text{No. of Miss}}{\text{No. of Reference}} \times 100 = \frac{12}{15} \times 100 = 80\%$$

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

f_4				2	2	2	2	2	2	2	2	2	1	1	1
f_3			1	1	1	1	1	1	1	1	0	0	0	0	0
f_2		0	0	0	0	0	0	4	4	4	4	4	4	4	4
f_1	7	7	7	7	7	3	3	3	3	3	3	3	2	2	2
	*	*	*	*	Hit	*	Hit	*	Hit	Hit	*	Hit	*	*	Hit

Page Hit = 6

Page Miss = 9

Ques 2: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

f_3			3	3	3	2	2	2	2	2	4	4			
f_2		2	2	2	1	1	1	1	1	1	3	3	3		
f_1	1	1	1	4	4	4	5	5	5	5	5	5			
	*	*	*	*	*	*	*	Hit	Hit	*	*	Hit			

f_4				4	4	4	4	4	4	3	3	3			
f_3			3	3	3	3	3	3	2	2	2	2			
f_2		2	2	2	2	2	2	1	1	1	1	1	5		
f_1	1	1	1	1	1	1	5	5	5	5	4	4			
	*	*	*	*	Hit	Hit	*	*	*	*	*	*			

Page Hit = 2

Page miss = 10

- ① Optimal Page Replacement (Replace the page which is not used in longest dimension of time in future)

Reference String:- 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

f_4				2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
f_3			1	1	1	1	X	4	4	4	4	4	4	4	4	4	4	4	4
f_2		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
f_1	7	7	7	7	7	X	3	3	3	3	3	3	3	3	3	3	3	3	3
* * * * Hit * Hit * Hit Hit Hit Hit Hit Hit * Hit Hit Hit * Hit Hit																			

Page Hit = 12

Page miss = 8

$$\text{Hit ratio} = \frac{12}{20} \times 100 = 60\%$$

$$\text{Miss ratio} = \frac{8}{20} \times 100 = 40\%$$

- ② Least Recently Used (Replace the least recently used page in Past)

Reference String:- 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

f_4				2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
f_3			1	1	1	1	X	4	4	4	4	4	X	1	1	1	1	1	1
f_2		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
f_1	7	7	7	7	7	X	3	3	3	3	3	3	3	3	3	3	3	3	3
* * * * Hit * Hit * Hit Hit Hit Hit Hit Hit * Hit Hit Hit * Hit Hit																			

Page Hit = 12

Page Miss = 8