2020 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)

High Stability Adaptive LDO using Dynamic Load Sensing for Low Power Management of Wireless Sensor Networks

Thesa Ll. Vergara

Engineering Department

Caraga State University – Cabadbaran City

Cabadbaran City, Philippines

tlvergara@carsu.edu.ph

Jefferson A. Hora

EECE Department

Mindanao State University – Iligan Institute of Technology

Iligan City, Philippines

jefferson.hora@g.msuiit.edu..ph

Abstract—Presented in this paper is the design of a lowdropout voltage regulator implemented in 65nm CMOS technology for low power management of wireless sensor networks for IoT technology. High stability is achieved using a dynamic load sensing technique where the sensed load current adjusts the bias of the error amplifier. The dynamic mechanism provides low/high bias current to the error amplifier as the load current decreases/increases, respectively. The LDO adapts and transforms from a 2-stage configuration at light-loads to a 3stage configuration at high-load conditions for a more currentefficient system. Two power transistors are activated depending on the load conditions, with the main power transistor activated only if the load current is greater than the threshold current Ion of 919.11µA, allowing for wide range of load application from 0 to 100 mA. Simulation results confirm that adaptive biasing technique through dynamic load sensing and subthreshold operation of the system enables the LDO to achieve ultra-low quiescent current of 930.21nA with power consumption of 744.17nW at no-load. A regulated output voltage of 600mV from 800mV to 1.2V supply voltage with a dropout voltage of 135mV.

Keywords—ultra-low quiescent current LDO, adaptively-biased LDO, adaptive biasing, dynamic load sensing

I. INTRODUCTION

Power management system is developed employing efficient and reliable voltage regulators to meet the demands of silicon area scaling and low power consumption. In applications where low power consumption is required, efficient voltage regulation techniques using low-dropout (LDO) regulator aims to supply a stable and constant voltage despite battery, ambient, and load conditions [1-2]. Advantages include increase in battery life and ripple rejection in supply voltage in wireless sensor networks (WSN) circuits by providing a regulated and accurate supply voltage for noise-sensitive analog blocks.

An off-chip capacitor usually in μF range is used to achieve stable operation but, a trade-off on silicon area and power consumption. Modern designs imply accuracy, power efficiency, and improved response times, less silicon area and less off-chip components (capacitor). This motivates design innovations of embedded output-capacitorless LDO in system-on-chip applications. However, the recent trend in output-capacitorless LDO pose greater design challenges in system stability and load transient response. In low power design restrictions, output impedance in gain stages is high, causing poles to locate at low frequencies [3]. An underlying issue in low voltage transistors is reduced gate drive for power transistor implying lesser output current capability.

In this study, an ultra-low power output-capacitorless LDO voltage regulator is designed to maintain steady operation and stability under varying load conditions with low quiescent current to significantly reduce power consumption even at the inactive state or sleep mode of the wireless sensor nodes. In order to gain stability and enhanced transient performance under ultra-low power design constraints, a technique using adaptive power transistors which allows the regulator to transform between two- and three- multi gain stages as load current varies from 0mA to 100mA. This offers ultra-low quiescent current at no-load condition, system stability across the whole load range of 0mA to 100mA, and high current efficiency.

A. Conventional Low-dropout Voltage Regulator




Figure 1. Conventional LDO voltage regulator schematic [4].

Main blocks of the conventional LDO topology are the error amplifier, pass device and linear feedback network (R_1 and R_2) as shown in Fig. 1. An error amplifier compares the difference between the reference voltage and the output voltage obtained by the resistive feedback network. A pass device controls the amount of current flow to the load. This device is typically large, as it needs to drive the total load current. Finally, a large capacitor at the LDO output is placed parallel to the load which sets the dominant pole and LHP zero, thereby improving the stability of the circuit and good power supply rejection. Its large capacitance value also serves as a charge/discharge outlet during sudden load current changes to improve the system's transient response.

Fig. 2 depicts comparison between a conventional off-chip LDO and the output-capacitorless LDO. With the latter topology, absence of external load capacitance results to reduction of PCB area and external pins, and pad and package

connections, making it very suitable for system-on-chip (SoC) designs such as WSN applications.




Figure 2. Conventional off-chip LDO vs. Capless LDO [4].

B. System stability of conventional LDO

Fig. 3 is the abstraction model of conventional LDO where system transfer function is derived.




Figure 3. Conventional LDO abstraction model [4].

System stability requires that the zero must be below UGF and all high-frequency poles at frequencies higher than UGF. The zero and poles are given by equations 1 to 3:

$$Z = \frac{gmp}{Cad} \tag{1}$$

$$P1 \cong -\frac{1}{(Co+Cgd)rop+(Cgs+Cgd)ro+Cgd*ro*rop*gmp}$$
(2)
$$P2 \cong -\frac{gmp}{Co(Cgs+Cgd)}$$
(3)

$$P2 \cong -\frac{gmp}{Co(Cas + Cad)} \tag{3}$$

The large capacitor sets the dominant pole at the output of the LDO. This compensates the high output impedance of the LDO, for a more reliable instantaneous source of current improving the LDO transient response. The non-dominant pole is defined by the pass device characteristics, and the zero is defined by the transconductance and gate drain capacitance.

C. Multi-gain stages output-capacitorless LDO




Figure 4. Two-gain stage LDO structure [4].

In a two-gain stage output-capacitorless LDO as illustrated in Fig. 4, the dominant pole is set at the error amplifier. For stability, output pole has to be located within

unity gain frequency (UGF). The equations show that poles are a function of load current.

$$\omega_{EA} \propto \sqrt{I_L} \ ; \ \omega_{OUT} \propto I_L \ ; \ \omega_{OUT} >> \omega_{EA} \ (4)$$

In Fig. 5, output pole ω_{OUT} moves closer to the dominant pole ω_{EA} as load current is reduced. This reduces the phase margin at light load conditions, affecting its stability at light loads.




Figure 5. 2-gain stage LDO stability and pole movement [4].

A three-gain stage structure in Fig. 6 is a cascade of firstorder and second-order filters. Dominant pole is set by the integrator and non-dominant poles by the biquad. As shown in Fig. 7, complex non-dominant poles are formed with peaking effect. This instability happens at light load conditions.




Figure 6. Three-gain stage LDO structure [4].




Figure 7. 3-gain stage LDO stability and pole movement [4].

II. SYSTEM DESIGN AND ARCHITECTURE

A. Proposed topology of LDO Voltage Regulator




Figure 8. Proposed adaptive output-capacitorless LDO voltage regulator with dynamic load sensing.

The proposed architecture in Fig. 8 is an adaptively biased LDO voltage regulator which comprises a 1st gain stage error amplifier, 2nd gain stage non-inverting amplifier, a sub-power transistor M_{ps}, main power transistor M_{pm}, and feedback network composed of R_{fb1} and R_{fb2} [4]. Output current is delivered via the power transistors where the gate voltages are controlled by the error amplifier [4]. An off-chip parasitic capacitance C_L is due to on-chip power distribution and load parasitic simulated at 50pF to 100pF.

The error amplifier is biased by a constant bias current (Ibias) at 100nA and the dynamic current (Idb) from the load current sensor which enables low-voltage and high precision regulation [5-6]. The I_{load} sensor gives larger bias current (I_{db} $= \delta \times I_{load}$) to the error amplifier at heavy load. With adaptive biasing technique, the dynamic bias current I_{db} is large at load currents greater than 1mA, and during load transition from heavy to light load, large initial gate charging current of the pass device reduces V_{gs} quickly to reduce overshoot. At light load condition less than the defined threshold current I_{on} of 919.11 μ A, transistor M_{pm} is turned off and the dynamic load current sensor provides low bias current proportional to the current of transistor M_{ps} . Thus, achieving ultra-low quiescent current and improve current efficiency at light loads. When the load current exceeds I_{on} , transistor M_{pm} is turned on and the biasing current I_{db} stops and becomes stable/fixed. The proposed regulator is then transformed into a 3-gain stage structure. The bias current of the error amplifier increases as load current increases from light to heavy load and pushes the poles in higher frequencies, thus, increasing bandwidth.

B. System Stability

Cascode frequency compensation is used in this topology for high current efficiency, higher bandwidth and enhanced power supply rejection. Stability margins and locations of the poles and zeroes of the two structures are defined per gain structure. For the 2-stage structure, $I_{load} < I_{on}$, the 2nd gain stage non-inverting amplifier is operating in linear region and transistor M_{pm} , is turned off. Fig. 9 is the small-signal model where R_o is the effective output resistance with R_{omps} as the sub-power transistor resistance, R_{fb} as the feedback resistance and R_{load} as load resistance.




Figure 9. Small-signal of 2-gain stage LDO structure.

Stability margins, poles and zeroes are defined by:

Effective output resistance: $Ro = Ro_{mps} ||R_{fb}|| R_{load}$ (5)

DC gain:
$$A_{dc} = g_{m1}g_{mps}R_1R_{o(2-stage)}$$
 (6)

Dominant pole:
$$P_{-3dB} = -\frac{1}{cc g_{mns} R1 Ro}$$
 (7)

Pole 2:
$$P_2 = -\frac{cc g_{mps}}{c_1 c_L}$$
 (8)

Dominant pole:
$$P_{-3dB} = -\frac{1}{cc g_{mps} R_1 R_0}$$
(7)
Pole 2:
$$P_2 = -\frac{cc g_{mps}}{c_1 c_L}$$
(8)
Pole 3 and zero:
$$P_3 = Z = -\frac{g_{mc}}{c_c}$$
(9)

For the 3-stage structure, $I_{load} > I_{on}$, the 2nd gain stage noninverting amplifier and transistor M_{pm} , are already activated and included in the analysis. Fig. 10 shows the small-signal model of the 3-stage structure where R_o is the effective output resistance with R_{omps} as the sub-power transistor resistance, R_{ompm} as the main-power transistor resistance, R_{fb} as the feedback resistance and R_{load} as load resistance.




Figure 10. Small-signal of 3-gain stage LDO structure.

Stability margins, poles and zeroes are defined by:

Effective output resistance:

$$Ro = Ro_{mps} ||Ro_{mpm}||R_{fb}||R_{load}$$
 (10)

DC gain:
$$A_{dc} = g_{m1}g_{m2}g_{mnm}R_1R_2R_0$$
 (11)

DC gain :
$$A_{dc} = g_{m1}g_{m2}g_{mpm}R_1R_2R_o$$
 (11)
Dominant pole : $P_{-3dB} = -\frac{1}{cc \ g_{m2}g_{mpm}R_1R_2R_o}$ (12)

Non-dominant pole 2,3 :
$$|P_{2,3}| = \sqrt{\frac{g_{m2}g_{mpm}R_1R_2R_0}{c_1c_2}}$$
 (12)
Non-dominant pole 2 : $P_4 = -\frac{1}{c_LR_0}$ (13)
Non-dominant pole 4 : $P_4 = -\frac{1}{c_LR_0}$ (14)
Zero 1 : $Z_1 = -\frac{g_{mc}}{c_c}$ (15)
Zero 2 : $Z_2 = -\frac{g_{m2}g_{mpm}}{c_2g_{mps}}$ (16)

Non-dominant pole 4:
$$P_4 = -\frac{1}{3R}$$
 (14)

Zero 1:
$$Z_1 = -\frac{g_{mc}}{c} \tag{15}$$

Zero 2:
$$Z_2 = -\frac{g_{m2}g_{mpm}}{G_2g_{mpm}}$$
 (16)

The dominant pole is the only pole within UGF and located at the output of the error amplifier. Loop stability now depends on P₂ location and is pushed to higher frequencies due to cascode compensation. Therefore, stability is worse at no-load of 0mA. Phase margin and system stability improves as load current is increased with the aid of increased bias current of the error amplifier thru dynamic biasing, since poles are pushed to higher frequencies.

C. Design and Implementation

The proposed adaptive output-capacitorless low-dropout voltage regulator has target specifications in Table 1.

TABLE 1 Target Design Specifications

Specification	Value		
Input Voltage Range - V _{DD}	0.8V - 1.2V		
Output Voltage	600 mV		
Dropout Voltage	< 200 mV		
Load Current	1pA ~ 100 mA		
Quiescent Current	< 1µA		
Power Dissipation	< 5 μW		
Technology	65nm CMOS		




Figure 11. Schematic of dynamically-biased error amplifier

The dynamically-biased error amplifier in Fig. 11 is composed of M₅ which is biased at 100nA tail current from the bias generator with mirrored transistors M₃ and M₄ which converts differential signal into a single output signal in the drain current of M_{2a} to the output. The dynamic current sensor comprised of transistors M_{d1} - M_{d7} with M_{d2} - M_{d4} mirrored to have the same gate, drain and source voltages, better sensing of load current and improved bandwidth on moderate load conditions.

The DC gain of the circuit is given by:

$$Av = g_m R_o (17)$$

where g_m is the transconductance and R_o is the output resistance. Because of the current mirror of transistors M_{1a} and M_{2a}, and M₃ and M₄, the transconductance is mainly contributed by the variation in the drain-current M₁ and M₂;

$$g_m = g_{m1} = g_{m2}$$
 (18)
 $R_o = (R_{out}|M_3)||(R_{out}|M_{1a})$ (19)

The power transistors M_{ps} and M_{pm} are the sub and main power transistors, respectively. The regulator works in subthreshold region in steady state, except the power transistors in saturation. Low-voltage operation is allowed with lower quiescent current. Larger transistor sizes in W/L

are needed to maintain subthreshold operation and good matching. The current of the transistors in subthreshold is given by:

$$Id_{sub-vth} = I_{so} \frac{w}{L} e^{\frac{V_{gs}}{nV_T}} \left(1 - e^{\frac{-V_{ds}}{V_T}} \right) (1 + \lambda_{sub} V_{ds}) \quad (20)$$
The drain current of the transistors in saturation is given by:
$$Id_{saturation} = \frac{1}{2} \mu C_{ox} \frac{w}{L} \left(V_{gs} - V_{th} \right) (1 + \lambda_{sat} V_{ds}) \quad (21)$$

$$Id_{saturation} = \frac{1}{2}\mu C_{ox} \frac{W}{I} \left(V_{gs} - V_{th} \right) (1 + \lambda_{sat} V_{ds}) \quad (21)$$

In the 2-stage structure, the sub-power transistor, M_{ps} , supplies the load current. M_{dl} copies current from M_{ps} and a gate voltage, V_{sense}, which varies with the obtained load current. As the load increases, the dynamic load current sensor also increases bias current of the error amplifier. As load current increases beyond ION, current in the sub-power transistor M_{ps} becomes stable and the extra current is supplied by the main power transistor, M_{pm} . Simulated threshold current I_{ON} is 919.11 μ A. In the 3-stage structure, the non-inverting amplifier acts as the 2nd gain stage and transistor M_{pm} is the 3rd gain stage. The sub-power transistor M_{ps} , and M_c are driven by the dynamically biased 1st gain stage. The two transistors are mirrored with current ratio 1: M. When I_{LOAD} is low, current $I_{n3} = I_{load}/M$ (a factor of the load current). M_{p2} is biased to source a current of $I_d = NxI_b$. When $I_{n3} < I_d$, transistor M_{p2} operates in triode region, the node V_{main} is pulled up close to V_{DD} turning transistor M_{pm} off. Pole at V_{main} is at higher frequencies despite gate parasitics at M_{pm} . When I_{LOAD} increases at the transition bias point where $I_{N3} \ge I_d$, transistor M_{pm} starts to operate in saturation region.

III. RESULTS AND DISCUSSION

The proposed output-capacitor-free adaptive LDO voltage regulator is designed and implemented 65nm CMOS technology. For a supply voltage of $800 mV_{DD}$ and ideal reference voltage of 300mV, the regulator is capable of supplying load current from 1pA~100mA with a regulated output voltage of 600mV and a dropout voltage of 135mV. Compensation capacitor, Cc of 3.5pF stabilizes the system from no-load to full-load. An off-chip capacitor of 50pF and 100pF is used to model the load parasitics C_L. At no load, quiescent current of the integrated system has a total quiescent current of 930.21nA.

Fig. 12 shows the stability margins – open-loop gain and phase margin with C_L=50pF at different load currents 1pA to 100mA. Results in Table 2 show that system is stable for the entire load range of 0mA to 100mA. Worst condition happens at no-load condition since the gate discharging current of the error amplifier is quite small to source current to the load. Stability becomes better as load increases.




Figure 12. Frequency response for $I_{LOAD} = 1$ pAto 100mA

TABLE 2 Open-loop gain and phase margin measurements

Parameter	1pA	1μΑ	100μΑ	1mA	10mA	100mA
Gain	40dB	51.3dB	77.5dB	83.7dB	105.5dB	98.4dB
PM	49.6°	77°	90.2°	89.7°	88.4°	82.4°




Figure 13. Plot on transient line regulation at $\Delta t=100$ ps




Figure 14. Plot on transient load regulation

The transient response of the system is simulated at different corners (TT, FF, SS), that is at varying processes (typical, fast, and slow), voltage, and temperature conditions. The transient line regulation is in Fig. 13 illustrates that the worst condition occurs at 0.8 to 1.2 V_{DD} switch at ff process corner, with 93mV overshoot which settles at 11µs and ripple voltage of 0.53%. The transient load regulation at 1pA to 100mA load switch with $\Delta t\!\!=\!\!3\mu s$ is in Fig. 14. Worst condition happens at ff process corner having 90.3mV overshoot and 119mV undershoot which settles at 27.9µ and low ripple of 0.00125%.




Figure 15. Integrated LDO Chip Layout

Fig. 15 is the integrated startup, bias generator and LDO chip layout with area of $160.1 \mu m \times 180.2 \mu m$. Transistors in the LDO circuit are layout in common centroid for proper matching. Shortest possible route and alternating of metals are one of the techniques used to avoid large parasitic capacitance and parasitic resistance.

TABLE 3. Comparison on previous works

Parameters	This Work Chong, S., et.al.		Zhang, B., et.al.	Guo, J., et.al.
Technology	65 nm	65 nm	130 nm	90 nm
Input voltage (V)	0.8 ~ 1.2	1 ~ 1.2	1 ~ 1.2	0.75 ~ 1.2
Load Current	0 ~ 100 mA	0 ~ 100 mA	1uA ~ 100 mA	$0 \sim 100$ mA
Dropout Voltage	135 mV	200mV	200mV	250mV
Output voltage (V)	0.6	1	0.8	0.5
C _{comp.} (pF)	3.5	4.5	2.5 & 0.8	7
C _{load} (pF)	0 ~ 100	0 ~ 100	100	0 ~ 50
ΔV_{out} (mV)	86	68.8	50	114
ΔI _{load} (mA)	100	100	10	97
Line Regulation	0.158 mV/V	4.7 mV/V	3.5 mV/V	3.78 mV/V
Load Regulation	0.158 mV/mA	0.3 mV/mA	0.14 mV/mA	0.1 mV/mA
PSRR (dB)	-63.20 (10 kHz)	-58 (10 kHz)	-36 (1MHz)	-44 (10 kHz)
Quiescent Current	930.21 nA	900 nA	2.9 uA	8 μΑ
Area	160.1μm x 180.2μm	-	-	-

IV. CONCLUSION

A low-voltage, ultra-low quiescent current outputcapacitor-free LDO voltage regulator proposed and implemented in 65nm CMOS process using Synopsys Tool. With the system working at 800mV supply voltage, subthreshold operation and power transistors in saturation, an ultra-low power consumption at no-load is achieved at 744.17nW with high current efficiency in light and heavy loads. A regulated output of 600mV with good stability and transient responses for the entire load current range of 1pA to 100mA with the use of the adaptive multi-gain stage structure. In comparison with prior works of art, the designed LDO voltage regulator has lower quiescent current, better stability margins, and good performance in load, line regulation, voltage variation, and PSRR. The researcher recommends further studies on the use of a temperature-independent current reference and increase in the stability of the error amplifier.

ACKNOWLEDGMENT

The author would like to commend and give gratitude to Department of Science and Technology - Engineering Research and Technology for Development (DOST-ERDT), for funding and sponsorship and Analog Devices, Inc. – Philippines (ADGT) being the mentor of this study.

REFERENCES

- [1] Pereira, J.M., (June 2013). "Ultra Low Power Capless Low-Dropout Voltage Regualtor". Tecnico Lisboa.
- [2] Minoli, D., Sohraby, K., and Znati, T. (2007). "Wireless Sensor Networks: Technology, Protocols, and Applications". John Wiley & Sons, Inc., Hoboken, New Jersey.
- [3] Kamal, Z., et.al. (2013). "High PSRR On-Chip CMOS Low Dropout Voltage Regulator for Wireless Applications. International Journals of Computer Applications". Vol. 71, No. 18, IEEE.

- [4] Sinencio, Edgar Sanchez (Feb. 2011). "Low Dropout (LDO) Linear Regulators: Design Considerations and Trends for High Power Supply Rejection (PSR)". IEEE Santa Clara Valley Solid State Circuits Theory.
- [5] Rincon-Mora, G.A. and Allen, P. (1998). "A Low-Voltage, Low Quiescent Current, Low-Dropout Regulator". IEEE Journal on Solid-State Circuits, Vol.33, No.1, pp. 36-44.
- [6] Chong, S. and Chan, P. (2013). "A 0.9uA Quiescent Current Output-Capacitorless LDO Regulator with Adaptive Power Transistors in 65nm CMOS". IEEE Transactions on Circuits and Systems–Regular Papers, Vol.60, No.4.
- [7] C. Zhan and W. H. Ki, "Output-capacitor-free adaptively biased lowdropout regulator for system-on-chips." IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 5, May 2010.
- [8] C. Zhan and W. H. Ki, "Output-capacitor-free adaptively biased lowdropout regulators," in Proc. IEEE Int. Conf. Electron. Device Solid-State Circuits, Dec. 2010, pp. 63–66.
- [9] Guo J., (2010). "A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology". IEEE Journal of Solid-State Circuits, Vol.45, No.9.
- [10] Zhang, B., et.al. (2014). "Ultralow-Power Fast-transient Output-Capacitorless Low-dropout Regulator with Advanced Adaptive Biasing Circuit". IET Circuits, Devices & Systems, Vol.9, Issue 3,5.
- [11] Chien, C, et.al. (2012). "Design of the Output-Capacitorless Low-dropout Regulator for Nano-second Transient Response". IET Power Electronics, Vol. 5, Issue: 8.