		[5560]-16					
		[5560]-16 T.E. (Computer)					
MICROPROCESSORS AND MICROCONTROLLERS							
	(2008 Pattern)						
Time	2:3H	Iours] [Max. Marks : 100	)				
Instructions to the candidates;							
	1)	Answer Question No. 1 OR 2, 3 OR 4, and 5 OR 6 from Section I and Q. No. 7 OR 8, 9 OR 10 and 11 OR 12 from Section II.	7				
	<i>2)</i>	Answers to the two Sections must be written in separate answer books.					
	3)	Neat diagram must be drawn whenever necessary.					
	<i>4)</i>	Figures to the right indicate full marks.					
	5)	Assume suitable data, if necessary.					
		SECTION					
01)	,						
<i>Q1</i> )	a)	What is branch prediction? Explain in detail. [4]	l				
	b)	Which features make the Pentium a superscalar processor? Give details of every feature. [6]					
	c)	Explain following pins of the Pentium. [6]					
		i) ADS#	'				
		ii) D/C#					
		iii) RESET					
		OR					
Q2)	a)	Is the Pentium RISC or CISC or both? Justify your answer. [4]					
	b)	Is the Pentium RISC or CISC or both? Justify your answer.  [4] Describe cache organization of the Pentium.  [4] Explain Floating Point Unit of the Pentium?  [8]					
	c)	Explain Floating Point Unit of the Pentium? [8]					
	•						
()2)	9)		ı				
Q3)	a)	Explain addressing modes of the Pentium. [8]					
	b)	Explain flag register of Pentium in detail. [8]	l				
		OR					

Q4)	a)	What is bit manipulation instruction? Explain any two bit manipulation instruction. [6]	
	b)	What do you mean by bus cycle Draw and explain burst read cycle in Pentium. [8]	
	c)	Describe any one instruction. [2]	
		i) CMPXCHG	
		ii) PUSH	
<b>Q</b> 5)	a)	Name protected mode registers of the Pentium. [4]	
	b)	Describe PDE and PTE formats. [6]	
	c)	How linear address is generated in the Pentium. [8]	
		OR	
<b>Q6</b> )	a)	Draw & explain the structure of a call gate. [4]	
	b)	What are the selectors in the Pentium? Explain their use in segmentation. [6]	
	c)	Explain rules designed to protect data or code of the Pentium. [8]	
		SECTION : II	
<b>Q</b> 7)	a)	Explain task switch operation through task gate. [6]	
	b)	What is I/O permission bit map? When it is referred? [6]	
	c)	Explain steps in entering virtual mode.	
		OR	
Q8)	a)	Explain IDT in Pentium in details. How interrupt handling in protected mode is dependent on contents of IDT?  [6]	
	b)	Write any six difference between 8086 and virtual 86 mode. [6]	
	c)	Explain nested task in Pentium. [6]	
<i>Q9</i> )	a)	Draw and Explain internal RAM organization of 8051. [12]	
- /	b)	Explain the function of following pins [4]	
	•	i) T1	
		ii) T0	

	OR
<i>Q10)</i> a)	Explain port 0 to port 3 of 8051. [8]
b)	Explain following 8051 instructions. [8]
	i) POP
	ii) ANL
	iii) MULAB
	i) POP ii) ANL iii) MULAB iv) LCALL
<b><i>Q11)</i></b> a)	Explain any two modes of timer operation in 8051. [4]
b)	Write features of 8096 microcontroller. [4]
c)	What are the different sources of interrupts in 8051? Explain interrupt
	handling mechanism in 8051. [8]
012)	OR STATE OF THE ST
<b>Q12)</b> a)	Explain PCON of serial port of 8051 microcontroller. [4]
b)	Explain IE register of 8051 microcontroller [4]
c)	Explain addressing modes of 805 microcontroller. Explain with suitable example. [8]
	TEL BONNES OF THE STATE OF THE