

Verilog Module

- Should be enclosed within module and endmodule
- Name of module should be given right after the module keyword and an optional list of ports may be declared as well.
- Ports declared in the list of port declarations cannot be redeclared within the body of the module.


```
module <name> ([port-list]);
```

```
// contents
```

```
endmodule
```

- You cannot have any code written outside a module.

Ex - D-flip flop.



```
module dff (input d,
            input clk,
            input rstb,
            output reg q,);
```

```
always @ (posedge clk) begin
```

```
    if (!rstb)
```

```
        q <= 0;
```

```
    else
```


```
        q <= d;
```

```
end
endmodule
```


Purpose :

- Module represents a design unit that implements certain behaviour characteristics and will get converted into a digital circuit during synthesis.
- Any combination of inputs can be given to the module and it will provide a corresponding output.
- Allows the same module to be reused to form bigger modules that implement more complex hardware.

ex- can be chained to form a shift register.



Top-level module

for example, Sub modules like mod 3 inside mod 1 and mod 4 inside mod 2. Anyhow all these are included in the top level module when mod 1 and mod 2 are instantiated in module design.

```
module mod3 ([port-list]);
```

```
    reg c;
```

```
endmodule
```

```
module mod4 ([port-list]);
```

```
    wire a;
```

```
endmodule
```



```
module mod1 ([port-list]);
    wire y;
    mod3 mod_inst1 (...);
    mod3 mod_inst2 (...);
endmodule
```

```
module mod2 ([port-list]);
    mod4 mod_inst1 (...);
    mod4 mod_inst2 (...);
endmodule
```

// Top level module

```
module design ([port-list]);
    wire-net;
    mod1 mod_inst1 (...);
    mod2 mod_inst2 (...);
endmodule
```

test bench top level

The design is instantiated and called d0 inside the testbench module.

```
module testbench;
    design d0 ([port-list-connections]);
endmodule
```

Hierarchical names

design.mod_inst1 // access module instance
mod_inst1

design.mod_inst1.y // access signal 'y' inside
mod_inst1

design.mod_inst2.mod_inst2.a

// access signal 'a' within mod4 module

testbench.d0.-net;

Teacher's Signature: