





Varilag MDL Basics HOL (nardware description language) · VHOL - Very high speed IC hardware description language · verilæg - verigicarian and dagic. Jerilag code structure. and ands with e Granss missen module and module. anten English and the first of the second se mædule mædule_name (port list); port-declarations data-type-declarations 17 Junchianality 0.212 Eng endmodule. regarded - And what a hour and the first of the second 1 Modelling Styles. 1. Behavioral modelling - only Junctionality is defined, no structure - Synthesized cincuit connær se gressed - Lines / O. F. F. Suria . 2. Smuchual madelling - Functionality defined, Synthesized circuit guessed easily 3. Datasson madelling + nardware is described in terms of the you of data from input to output - Synthesized circuit connot be guessed

Lara types

Not data type:

Represents physical interconnect berneaen
components.

2. variable data type:

Represents doment to store data

temporarily

not) une Represents a node

not) this Represents a tri-state node

Supply 0

Lagic 0

Supply 1

Lagic 1

voiable to integer signed 32-bit number

youal, time, not synthesizable

realtine

the contract of the second second

Bus declarations

uire [7:0] out;

reg [15:0] 9;

2 - While y A state to be a state of the sta

Continuous assignment statements-

- · Model the behavior of combinational logic by using expressions and operators.
- e mest be a not data type
- · Always active.

Procedural assignment state -

- 1) initial block executed only once
 - 2) always block executed sequentially
- Each always and initial block represents a reparate process.
- · Processes run in parallel
- e Statements inside process blocks cerce cute seperately.