

# Introduction to FPGA

(e-yantra session)

## PLD (Programmable Logic Device (PLD)):

- used to build reconfigurable digital circuits
- has an undefined function at the time of manufacture.
- configuring a PLD changes the connections made between the logical elements in the device.

• PLDs : PAL


PLA

CPLDs

FPGAs


## Field-Programmable Gate Arrays (FPGAs)

- Array of logic elements (LEs) or logic blocks (LBs) or configurable logic blocks (CLBs)
- Configured in the field
- Logic blocks, I/O blocks, Block RAM, DSP units.





## FPGA design flow:



Pre-Synthesis

Post-Synthesis

Gate Synthesis level

## Full-custom and semi-custom design

1) Full

- Transistor-level customization
- Granular control over performance
- Costly
- Time to market is high
- Ex - ASICs (Application specific ICs)


2) Semi

- use of standard library components
- using half adder to create full adder
- cheaper in comparison
- Time to market is less
- FPGA application



MP

Simplified architecture of microprocessor.



### Advantage of FPGA

- In FPGA we can achieve parallel operations, while as microprocessor can do one task at a time.

	<u>Performance</u>	<u>Cost</u>	<u>Time to market</u>
MP/μC	Low	Low	Low
FPGA	Moderate	Moderate	Low
ASIC	high	high	high

→ of course the high-end and low-end processors in comparison to FPGA matter in better or lower performance.



# Verilog HDL Basics

HDL (Hardware description language)

- VHDL - Very high speed IC hardware description language
- Verilog - Verification and Logic

## Verilog code structure

- Starts with module and ends with endmodule.

module module\_name (port\_list);

port\_declarations

data\_type\_declarations

functionality

endmodule

## Modelling styles

### 1. Behavioral modelling

- Only functionality is defined, no structure
- Synthesized circuit cannot be guessed

### 2. Structural modelling

- Functionality defined, Synthesized circuit guessed easily

### 3. Dataflow modelling

→ hardware is described in terms of the flow of data from input to output

- Synthesized circuit cannot be guessed




## Data types

### 1. Net data type :

Represents physical interconnect between components.

### 2. variable data type :

Represents element to store data temporarily.




Represents a node.

Represents a tri-state node.

Logic 0

Logic 1



unsigned variables

signed 32-bit number

Not synthesizable

### Bus declarations

wire [7:0] out;

reg [15:0] q;



## // Continuous assignment statements -

- Model the behavior of combinational logic by using expressions and operators.
- LHS must be a net data type
- Always active.

## // Procedural assignment state -

- 1) initial block - executed only once
  - 2) always block - executed sequentially
- Each always and initial block represents a separate process.
  - Processes run in parallel
  - Statements inside process blocks execute separately.