
	FS19C0042
Q.B.	Unit 1
1.	List any 4 features of 8086
	The second of th
->	- It has an instruction where which is capable of storing
	Six instanction bytes from the memory resulting
	in faster processing.
	It uses 2 Stages of pipelining i.e. Fetch Stage & Execute stage which improves performance
	& Execute Stage which improves performance
	· It has 256 vectored interrupts
	· It consists of 29000 transistors
MA	



3.	State the System Bus with its types
~	A System bus is a Single computer bus that connects the major components of a computer system combining the functions of a data bus to carry information, an address bus to determine memory addresses and a control.
→	The connecting channel between CPU in the main memory, various components on motherboard and other peripheral devices is known as system bus Types of System bus:
	O Address bus - Carries Memory address po between processor & other components
	Width of address bus determnes
	amount of physical address addressable
	by processor
	2 Data bus - Width of data bus determines the
	size of data transferred between
	tro components
	3 Control bus - Carrier control signals that indicate
	3 Control bus - Carrier control signals that indicate type of action took going to occur.
4	List & explain elements of Computer Computer has 3 main elements: · Central Processing unit - Performs all the operations for
	· Central Processing unit - Performs all the operations for computer
	. Memory unit - It stores necessary data
14 1111	It is of 2 types:
	- RAM - For storing temporary data
	- ROM - For storing reliable data
	· Input / Output devices - These devices provide a user interface
	to users. Some I/O clevices also
	Store data
Man El	

5.	Ettab Elaborate evolution of Microprocessor
6-	Give the limitations of 8 bit microprocessor
	· 8 bit microprocessors can has only 8 bit data bus, hence
	and It bit address line which limits data trade
	· Only 64 kB of memory can be used
	. It has only I flags
	- It has no MIN or MAX mode. - Doesn't suggest Ma on Comment to De los
	- Doesn't support Memory Segmentation or Pipelining
-1	Unit 2
1	List Maskable & Non-Maskable interrupts of 8086
-)	Har NMI (Non-maskable interrupt) - It is of type 2 interrupt INTR - It is a maskable interrup
2_	Describe register organization of 8086 - 8086 has a powerful set of registers known as general
->	· 8086 has a powerful set & registers known as general
	puopose registers. Special puropose registers.
	- Greneral purpose registers
	reneral purpose registers
	· Usable as 8-bit so 16-bit registers
	They may hold data as variables & store intermediate
	results or to store offset address.
	- Special purpose registers
	index revisters are used as segment registers, pointers
	These registers are used as segment registers, pointers index-registers or as offset storage registers for particular addressing modes. 8086 registers:
	· 8086 registers:
	General data registers
	- Greneral data registers - Segment Registers
	- Pointers & index registers
	- Flag register
of the latest	

3.	Describe concept of memory segmentation of 8086
->	- The CPU 8086 is able to access IMB of physical
	memory. The complete IMB of memory can be divided into
	16 segments, each of 64 kB size and is addressed by
	one & the segment register.
	· The 16-bit contents of segment register actually
	Point to the starting location of particular Segment.
	The address of segments may be assigned a
	0000H to FOOOh respectively
	· To address a specific memory location white with a
	Segment, we need an offset address. The Afset address
	values are from 0000H to FFFFH so that the prysical
	addresses range from 00000H to FFFFFH
	a 1111 ll l l l l l l l l l l l l l l l
4.	Draw labeled flag register of 8086 & explain function of all
	flags. Bit 15 14 13 12 11 10 9 8 7 6 5 9 3 2 10
\rightarrow	BITE 15 19 15 16 11 OF TE TE SE ZE IL AF U PE IL CE
	UUUU OF DF IF TF SF ZF UAF UPF UCF Undefined Carryflag set by carry out at
	Undefined Carry flag set by Carry out of MSB Leanty flag - sot if
	Overflow flag - set if Direction flag for string instruction Direction flag for string instruction Output Direction flag for string instruction
	Interrupt enable flag - Auxiliary carry flag for BO
	zero flag if result = 0
	Sign flag - MSB A result
	Trap flag for single step

flags are & 2 types:			
· Statue Plays=			
1. Carry Plag - Set whenever there is carry or bossow			
4 MCB			
2 - Parity flag - Set if result has even parity 3. Auxiliary carry flag - Set if carry generated out of			
3. Auxiliary carry flog - Set if carry generated out of			
lower nibble	AREA .		
9. Zero flag - Set if result is 0			
5. Sign flag - Set is MSB & result is 1			
6 Overflow flag - Set it result A Signed operation is			
large to bit			
· Blontos Hags			
1. Trap flog - Set trace mode i.e. start single stepping mode Mp is interrupted after each instruction			
Mp is interrupted after each inscreament			
to debug program			
2. Intersupt enable flag - Disable remove I will not -	2. Intersupt enable flag - Disable / enable INTR intersupt		
decrementing mode in string speratro	3. Direction flag - Set If it is set SI & DI are auto-		
	decrementing mode in storing operations		
5. State all control signal generated by So, S, S2 with	h		
5. State all control signal generated by So, S1, S2 with their function of 8086			
-> Control signals generated by So, S, A Sz ax as follows:			
S2 S, So Function			
0 0 0 Interrupt Acknowledge			
0 0 1 Read I 10 post			
0 10 Write Ilo post			
O 1 Halt			
1 0 0 Code Access			
1 0 1 Read memory			
1 1 0 Write memory			
1 7 Passive (in active)			
6.			
6.			
6.			

6. With help of diagram describe physical memory address generation of 9086 Formula for physical momony address generation & 8086: Physical address - Segment address * IOH + Offset address for example, Segment address -> 1005H Offset address - 5555H Segment address - 1005H Shifted left by - 0001 0000 0000 0101 0000 4 positions Add disser address + + Offset abbress (SSSH) 0101 0[01 0101 015 Physical address (155A5H) -> 0001 0401 0101 1010 010 Describe concept of pipelining in 8086 Following are features of 8086 pipelining · While EU is decoding or excuting an instruction, which doesn't require use of buses, BIU fetches up to Six instruction bytes for following instructions


The BIU stores These prefetched bytes in first in-first out register set alled a grene

When EU is ready for its next instruction from the grene in the BIU.

Except in case of TMP & (All instructions where grene is dumped of them reloaded starting from a new address, this pre-fetch & queue scheme greatly speeds up . Fetching the next instruction while current instruction executes is called pipeling 8. With diagram explain Plaximum mode 8086 configuration

7. In maximum mode, 8086 is operated by strapping
MN/MX' pin to ground. In this mode, processor

derives status signals S2', S1' & S0'. Another chip called bus controller derives the control signals using statu



9.	be used as memory read & write signols. All these comments signals instruct the memory to accept or send data from or to the bus. The maximum mode system timing diagrams are also divided in 2 postions as oead (input) & write (output) timing diagrams. The address/date & address/status timings are similar to minimum mode. Alt is asserted in 11 just like minimum mode. The only difference lies in the status. Signals used & the available control & advanced command signals.			
	Die de de de la pripe	lining		
7	11 avantages:			
	- Instruction throughput increas	es		
	- Instruction throughput increase Increase in the number of	pipeline stages increases number		
	of instauctions executed Sim	ultaneously.		
	- Faster All can be designed wh	en pipelining is used.		
	· Pipelined CPU's work at higher clock frequencies than RAM			
	· Pipelined (Pu's work at higher clock frequencies than RAM . Pipelining increases the overall performance & CPU.			
10				
10	Explain the function of Stack pointer (SP) & program Counter (PC) of 8085 microprocessor			
>	The Stack Printer (SP) is and I wonder			
	- The Stack Pointer (SP) is used to indicate register			
	contains offset address within the stack segment. Program counter is a register in that contains address			
	I instruction being executed at current time			
NET.				
11	Compare minimum mode 1 maxi	mun mode		
1	Maximum mode	Minimum mode		
	When MN/MX' ()	· When MN/MX'd is high.		
	102, 8086 is in	8086 is in minimum mode		
	Maximum mode			
	In this mod, 8086 generates	· In this mode, 8181 generates		
	QS1 QS0, S, S, S2,	INTA ALE, DEN, DT/R, MIO		
	Lock RQ GTI RG GTO	HLDA, HOLD & WR control		
	Control signals	signals		
	V			

	A SAME OF BUILDING PROPERTY.				
	Maximum mode	Minimum mode			
-	There are multiple processes in	- there is only one processor			
	the System	in system			
	In maximum mode, master/	· In minimum mode, ho			
	Slave & multiplexing & several	interfacing or master Islave			
	Such control signals are required	Signal is regular.			
12-	State the function of BHE & 1	As pins & 8086			
->	· The BHE (Bus High enable) is as used to				
	indicate transfer of data using data bus D8-D15.				
	indicate transfer of data using data bus D8-D15. - As is analogous to BHE for lower byte of data bus.				
	8-811 oriented devices tied to lower half use Ao				
	to condition chip select functions				
	These lines are active high & float to toi-state dusting interrupt acknowledge & local bus "Hold acknowledge"				
	J To work with a first	The work of the state of the st			
Comment of the					

5.	Elaborate evolution	d Microproces	35oY	
Year 1	Name			clock
		A LAND XO	Width	Speed
190 68.	64 bits 4		oral late	T FIOS
1974	8080	6000 XH	8 bits	2 MHz
1976	8085	65,000	8 bits	-5 MHz
19 78	8086	29,000	16 bits	5 MHz
1982	80286	134,000	16 bits	6 MHz
1985	80386	275,000 10	32 bits	16 MH2
19 89	80486	1,200,000	32 bits	25 MHz
1993	Pentium	3,100,000	32/64 bits	60 MH2
1997	Pentium II	7,500,000	64 bits	233 MHz
1999	Pentium III	9,500,000 11	64 675	450 MHz
2000	Pentium TV	42,000,000	64 bits	1.5 GHz
2003	Pentium M	140,000,000	64 bits	2.13 GHz
2005	Pentium D	376,000,000	64 bits	3.73 GHz
2006	Core 2 Duo	291,000,000	84 bits	1.2 GHz
				- 3 GHz
2007	Core 2 Quad	410,000,000	64 bits	2-4 GHZ
2009	Intel core is	774,000,000	64 bits	2-6 GHZ
	- 750			
2010	Intel core is	382,000,000	64 bits	2.6 GHZ
2.1	-430M			
2010	Intel core i3	382,000,000	64 bits	2-936Hz
	-530			

Page No.

28 8 20			
			-
Dame	-Transistors	Data	Clock
10 34	9	width	Speed
-/ 80225 NEDOKY	by to motule	vs taile	111
		64 bits	2.13 GH
	CHOM A TANK	die de la company	
	Transist	64 bits	4.30 GH
		64 bits	4.80 GHz
19-8950HX	0000	0808	PFR
Intel Core	65,000	64 bits	4.2 GiHz
	29 000	3808	19 78
Intel Core	1-34 00	64 bits	3.6 GH2
	275,000	80386	58 PM
Intel Core	1 200,0	64 bits	4.2. Gitt2
2 214.5		muitas 1	8993
Intel Core	189,000,000	64 bits	3-80 GH
;5-9300H	0.002 19 10	Pentium	PPPM
Intel Core	1,000-SA V	64 bits	4.80 GHz
17-10700	.000 OP1 A	Pentium (8003
5 43 73 00d	COD SEE	1 mil 9	2000
	19-7940X Intel Core 19-8950HX Intel Core 15-10210u Intel Core 13-1005GI Intel Core 13-9100F Intel Core 15-9300H Intel Core 17-10700	Intel Core 382,000,000 :3-330M Intel Core i9-7940X Intel Core i9-8950HX Intel Core i5-10210u Intel Core i3-100561 Intel Core i3-9100F Intel Core i5-9300H Intel Core i7-10700	Intel Core 382,000,000 64 bits i3-330M Intel Core - 64 bits i9-7940X Intel Core - 64 bits i9-8950HX Intel Core - 64 bits i3-100561 Intel Core - 64 bits i3-9100F Intel Core - 64 bits i3-9100F Intel Core - 64 bits i3-9300H Intel Core - 64 bits i5-9300H Intel Core - 64 bits i5-9300H