
Lab 12 Handout

Introduction


In this lab, we will be using Microblaze processor. The processor will store some data inside the BRAM and configure the DMA to perform data transfer between BRAM and FFT IP. The DMA will read the data from the BRAM via the port M_AXI_MM2S and sends it to the FFT IP via the port M_AXIS_MM2S. The FFT IP after the processing initiates the transfer, the DMA receives the processed data from FFT IP via the S_AXIS_S2MM port. The DMA writes the processed data into the BRAM via the port M_AXI_S2MM.

Block Diagram




Steps:

1) Open Vivado 2019.1. Create new project.




- 2) Click on Next.
- 3) Select the Zedboard from the boards tab.





- 4) Click on next and finish to complete creating the new project.
- 5) In the project, click on create block design and name it.

6) Click on + sign on the block design window to add new IP. Search for Microblaze and add it to the block design.




7) After adding Microblaze to the block design, click on Run Block Automation. Choose the Local memory to be 128KB and the Clock Connection as New External Port (100MHz). Now click on OK.







8) The block design now should look like this in the figure below. The local memory and Processor System Reset has been added.



9) Select the Clk port and change its name to **Clock** (Same name should be used in the test bench) in External Port Properties.




10) In the Processor System Reset, right click on the port **ext_reset_in** and select **Make External.** This will create an external port for the reset.




11) Now, change the port name ext_reset_in_0 to **Reset** in the similar way as we did for Clock.


12) Add **AXI BRAM Controller** to the block design and double click on it to customize it. Choose the **Data Width** to be **64 bits** and click on OK.




13) Click on Run Connection Automation, in the Run Connection Automation window select **All Automation** and click on OK. The Block memory generator has been added. The block diagram will now look like the figure below.




- 14) Add the **AXI Direct Memory Access** to the block design and double click on it to recustomize it. Make the following changes.
 - a) Unselect the Enable Scatter Gather Engine. This special mode of DMA is used to read from non-contiguous memory locations.
 - b) In the Enable Read Channel, increase the Memory Map Data Width and Stream Data Width to 64. Select Max Burst Size of 256.
 - c) In the Enable Write Channel, increase the Memory Map Data Width to 64. Select Max Burst Size of 256.




15) Click on Run Connection Automation, in the Run Connection Automation window select **All Automation** and click on OK. Two slave ports are added to the AXI interconnect. The AXI DMA will perform read and write operations from the Block Memory Generator via AXI interconnect. The DMA port **M_AXI_MM2S** is for reading the data and the port **M_AXI_S2MM** is for writing the data into the Block Memory Generator. The DMA gets configured by the Microblaze through the **S_AXI_LITE** port.



16) Add the **Fast Fourier Transform (FFT)** IP and double click on it to re-customize. Under the configuration tab select the **Transform length** as **8** (8-point FFT).




17) Under the implementation tab, change the Data Format to Floating Point. Add the control signal ARESETn. Select the Output Ordering as Natural Order. Click on OK.




18) FFT IP connections


- a) Manually connect the aclk and aresetn of FFT IP to the common Clock port and Reset port respectively.
- b) For Configuration of the FFT IP, the S_axis_config_tdata and S_axis_config_tvalid should be manually connected to constants of value 1.
- c) S_axis_config_tdata [7:0] is connected to a constant of width 8 and value 1




d) S_axis_config_tvalid is connected to a constant of width 1 and value 1




- e) Manually connect the M_AXIS_MM2S port of the DMA IP to the S_AXIS_DATA port of the FFT IP. The DMA IP transfers the data read from the BRAM to the FFT IP.
- f) Manually connect the S_AXIS_S2MM port of the DMA IP to the M_AXIS_DATA port of the FFT IP. The FFT IP transfers the data after processing to the DMA.




- 19) The block design is now complete.
- 20) Validate the design to check for any missing or incorrect connections.
- 21) The final block design will look like the below figure.




22) In the sources tab, right-click on your block design file and select Create HDL Wrapper. Click on OK. This step will generate the corresponding Verilog files of your design.



23) In the sources tab, right-click on your block design file and select Generate Output Products. Click on Generate.




24) Create a simulation source for writing the testbench.




25) Write the test bench as shown below.

```
module tb_lab12(
    );
    reg Clock,Reset;
    initial begin
    Clock = 0;
    Reset = 0;
    #100 Reset = 1;
    end
    always
    #5 Clock = ~Clock;
    design_FFT_wrapper dut(.Clock(Clock),.Reset(Reset));
endmodule
```

- 26) Export Hardware and Launch SDK.
- 27) In the SDK, create new application project (File->New-> Application Project). Click on Finish.



28) Add new source file to the project created as shown below and name the file with .c extension.




29) Open the .c file from the src folder and add the following code. Save it and the ELF file is generated.

```
#include "xparameters.h"
#include "xaxidma.h"
#include "xio.h"
#include "complex.h"
```

```
#define N 8
int main()
      // First real then imag : Each pair of data is a pair of real and
imaginary.
      const float FFT input[2*N] =
{0x41300000,0x41b80000,0x42000000,0x41200000,0x42b60000,0x42bc0000,0x41700000,0x42
8a0000,0x423c0000,0x42c00000,0x42300000,0x41400000,0x42c00000,0x41880000,0x4244000
0,0x42680000};
      int status;
      int init_addr = XPAR_BRAM_0_BASEADDR;
      // Writing data into the BRAM
      for(int i=0;i<2*N;i++)</pre>
             XIo Out32(init addr,FFT input[i]);
             init_addr = init_addr + 4; //Incrementing the address by 4 bytes
since we are writing 32 bits data.
      XAxiDma my dma;
      XAxiDma Config *my dma config;
      //Copying of the configuration information given the base address of the
DMA
      my_dma_config = XAxiDma_LookupConfigBaseAddr(XPAR_AXI_DMA_0_BASEADDR);
      //Configuration initialization
      XAxiDma_CfgInitialize(&my_dma,my_dma_config);
      // IP to DMA transfer configuration
      XAxiDma_SimpleTransfer(&my_dma, XPAR_BRAM_0_BASEADDR+sizeof(float)*N*2, sizeo
f(float )*N*2,XAXIDMA_DEVICE_TO_DMA);
      // DMA to IP transfer configuration
      XAxiDma_SimpleTransfer(&my_dma, XPAR_BRAM_0_BASEADDR, sizeof(float)*N*2, XAXID
MA_DMA_TO_DEVICE);
      // Checking whether the DMA has completed the transfers or not
      status = XAxiDma_ReadReg(XPAR_AXI_DMA_0_BASEADDR,0x4) & XAXIDMA_HALTED_MASK
    while(status!=1)
      status = XAxiDma_ReadReg(XPAR_AXI_DMA_0_BASEADDR,0x4) & XAXIDMA_HALTED_MASK
    }
    status = XAxiDma ReadReg(XPAR AXI DMA 0 BASEADDR,0x34) & XAXIDMA HALTED MASK ;
    while(status!=1)
      {
             status = XAxiDma ReadReg(XPAR AXI DMA 0 BASEADDR,0x34) &
XAXIDMA_HALTED_MASK;
      return 0;
}
```


30) Open Vivado. Under the simulation sources, right click on the design and click on Associate ELF files. Click on the 3 dots to add the ELF file.



31) The path to the elf file -> lab_folder-> lab_folder.sdk->sdk_folder->Debug->.elf









32) Now, run simulation to observe the waveforms.

AXI transactions waveforms


BRAM to DMA data transfer



DMA to FFT IP data transfer



FFT IP to DMA transfer after processing



DMA to BRAM data transfer (writing the processed data into BRAM)

