INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

Department
of
Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_12

Mohammad Shariq
2020220
17-12-2021

OBJECTIVE:

- In this lab, we will be using a Microblaze processor. The processor will store some data inside the BRAM and configure the DMA to perform data transfer between BRAM and FFT IP. The DMA will read the data from the BRAM via the port M_AXI_MM2S and send it to the FFT IP via the port M_AXIS_MM2S.

- The FFT IP after processing initiates the transfer, the DMA receives the processed data from FFT IP via the S_AXIS_S2MM port. The DMA writes the processed data into the BRAM via the port M_AXI_S2MM.

Theory:



Observations:





Click on + sign on the block design window to add new IP. Search for Microblaze and add it to the block design.





After adding Microblaze to the block design, click on Run Block Automation. Choose the Local memory to be 128KB and the Clock Connection as New External Port (100MHz).Now click on OK.

MicroBlaze_processing_System_Block_Design :



- *Select the Clk port and change its name to Clock (Same name should be used in the test bench) in External Port Properties.*

- *In the Processor System Reset, right click on the port ext_reset_in and select Make External. This will create an external port for the reset.*

- *In the Processor System Reset, right click on the port ext_reset_in and select Make External. This will create an external port for the reset.*



- *Add AXI BRAM Controller to the block design and double click on it to customize it. Choose the Data Width to be 64 bits and click on OK.*



- Add the AXI Direct Memory Access to the block design and double click on it to re-customize it. Make the following changes.
  a) Deselect the Enable Scatter Gather Engine. This special mode of DMA is used to read from non-contiguous memory locations.

b) In the Enable Read Channel, increase the Memory Map Data Width and Stream Data Width to 64. Select Max Burst Size of 256.

c) In the Enable Write Channel, increase the Memory Map Data Width to 64. Select Max Burst Size of 256. Click on Ok.

- Click on Run Connection Automation, in the Run Connection Automation window select All Automation and click on OK. Two slave ports are added to the AXI interconnect.

- The AXI DMA will perform read and write operations from the Block Memory Generator via AXI interconnect. The DMA port M_AXI_MM2S is for reading the data and the port M_AXI_S2MM is for writing the data into the Block Memory Generator. The DMA gets configured by the Microblaze through the S_AXI_LITE port.

- ***FFT IP***



Now add the Fast Fourier Transform IP and open its configuration window and Change the transform length to 8 since we are performing 8-point FFT



Under the implementation tab, change the Data Format to Floating Point. Add the control signal ARESETn. Select the Output Ordering as Natural Order. Click on OK.



- ***FFT IP connections***

a) Manually connect the aclk and aresetn of FFT IP to the common Clock port and Reset port respectively.

b) For Configuration of the FFT IP, the S_axis_config_tdata and S_axis_config_tvalid should be manually connected to constants of value 1.

c) S_axis_config_tdata [7:0] is connected to a constant of width 8 and value 1.
d) S_axis_config_tvalid is connected to a constant of width 1 and value 1.

e) Manually connect the M_AXIS_MM2S port of the DMA IP to the S_AXIS_DATA port of the FFT IP. The DMA IP transfers the data read from the BRAM to the FFT IP.

f) Manually connect the S_AXIS_S2MM port of the DMA IP to the M_AXIS_DATA port of the FFT IP. The FFT IP transfers the data after processing to the DMA.

Validate the design, generate output product, and create HDL wrapper. DO NOT ever miss these steps.




Microblaze - [D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microblaze.xpr] - Vivado 2019.1
File Edit Flow Tools Reports Window Layout View Help
Quick Access
BLOCK DESIGN - design_1 *
Flow Navigator
Sources
Design
Signals
Board
Design Sources (1)
Constraints
Simulation
sim_1
Utility Sources
Source Node Properties... Ctrl+E
Open File Alt+O
Create HDL Wrapper...
View Instantiation Template
Generate Output Products...
Reset Output Products...
Replace File...
Copy File Into Project
Copy All Files Into Project Alt+I
Remove File from Project... Delete
Enable File Alt+Equals
Disable File Alt+Minus
Hierarchy Update
Refresh Hierarchy
IP Hierarchy
Set as Top
Add Module to Block Design
Set File Type...
Set Used In...
Edit Constraints Sets...
Edit Simulation Sets...
Associate ELF Files...
Add Sources... Alt+A
Report IP Status
Hierarchy
Source File Properties
design_1.bd
Enabled
Location:
Type:
Part:
Size:
Modified:
Copied to: D:/IIITD/ELD_LABs/LAB_12/Microblaze/Microbl
Read-only: No
Encrypted: No
General
Properties
Diagram
Address Editor
mdm_1
MBDEBUG_0
Debug_SYS_Rst
MicroBlaze Debug Module (MDM)
INTERRUPT
DEBUG
Clk
Reset
rst_Clk_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
xlconstant_0
dout[7:0]
Constant
xlconstant_1
dout[0:0]
Constant
xfft_0
S_AXIS_DATA
S_AXIS_CONFIG
s_axis_config_tdata[7:0]
s_axis_config_tready
s_axis_config_tvalid
aclk
aresetn
M_AXIS_DATA
event_frame_started
event_tlast_unexpected
event_tlast_missing
event_status_channel_halt
event_data_in_channel_halt
event_data_out_channel_halt
Fast Fourier Transform
S_AXI_LITE
s_axi_lite_aclk
axi_resetn
clock
reset
Tcl Console
Messages
Log
Reports
Design Runs
Generate all output products for selected composite files

Auto_Generated_HDL_Wrapper



Launching SDK and program in C





Open Vivado. Under the simulation sources, right click on the design and click on Associate ELF files. Click on the 3 dots to add the ELF file.

running Behavioral Simulation







Conclusion:

Successfully created MIcroblaze PS block design in Vivado and wrote the C program following which ran simulations using a testbench to test the block design successful implementation.