
Lab 3

Tasks to be done in this lab:

- 1. Design and implement an 8-bit counter operating at a frequency of 1 Hz and verify its functionality.
- 2. Get familiar with Clocking Wizard IP and design a frequency divider capable of dividing the given frequency into the desired frequency.
- Test the functionality of Counter on the Basys3 Board (remote access) using VIO and ILA IP.

Step 1: Create the Top Module for the Counter.


- 1. Create a New Project.
- Select Project Type as RTL project.
- 3. In the Add Sources window, first, we will create the Verilog file for the top module(top_counter.v).
- 4. You don't need to add constraints at this time; we will do it in the later stages.
- 5. Add the board as Basys3 Board as shown in the screenshot below



- 6. Make the port declaration, two input ports(clk_125M, reset) of 1 bit each, and one output port count of 8 bits.
- 7. After completing Step 6, your project must have a module top_counter, which should have the module and port declaration only.

Step 2: Add a new design source to define the functionality of the Counter.

- 1. Now we will add the functionality of the Counter. To do so, add design sources and create one more Verilog file counter_8bit.v. Add the two input ports (counter_clock, reset) of 1 bit each and one output port count of 8 bits.
- 2. The Counter is a sequential circuit. The block diagram of a sequential circuit is shown below:



We will write the Verilog code for the Counter in the same manner. Our code will consist of one combinational always block, and one sequential always block. The code for Counter is given in the screenshot below.

Note: Please look for both the blocks(combinational and sequential)

```
module counter 8bit(
   input counter clk,
   input reset,
   output [7:0] count
    );
    reg [7:0] count reg = 0;
    reg [7:0] count next = 0;
    always @(posedge counter_clk)
                                      //Sequential always block. Why?
    begin
       if (reset==1'b1)
           count reg <= 0;
        else
            count reg <= count next;
     end
                  //Combinational always block. Why?
    always@(*)
     begin
        count next = count reg + 1;
     end
 assign count = count reg;
endmodule
```

Please note that we have used a synchronous reset in our design.

Step 3: Add Clocking Wizard IP to the project:


The next step is to add the clocking IP. Why do we need this IP in our project? We want to operate our Counter at 1 Hz clock frequency. The frequency of the Clock on the FPGA board is 100 MHz. Now to scale it down to 1 Hz, we need to make use of a clock divider. There are two options to do so:

Option 1: Give the 100 MHz Clock as the input to the clock divider and obtain 1 Hz clock. Option 2. Give a few MHz (For Eg: 5 MHz) clock input to the clock divider and obtain a 1 Hz clock.


Option 2 is a better option because we will need fewer resources to convert from a few MHz (For Eg: 5MHz) to Hz than 100 MHz to 1 Hz. Also, the synthesized Clock will have less margin of errors.

To synthesize a clock of lower frequencies from the input clock frequency of 100 Mhz, we can make use of Clocking IP.


Note: The minimum clock frequency that can be synthesized from Clock IP is 4.7 MHz. So we will first synthesize a clock of 5MHz frequency from Clock IP and then feed it to the clock divider to make a clock of 1Hz frequency.




1. Open the IP Catalog and search for Clocking Wizard IP. Double click on it.




2. You will get the first window which will look like the one shown below. For the CLK_IN1 field, select sysclock form the dropdown as shown below.




3. In the clocking options window, scroll down to bottom and you can see that the primary input clock frequency is 100 MHz.




4. Next, go to the Output Clocks window. You can see we can synthesize multiple output clocks of different frequencies. We need only one Clock for our purpose. Try any clock frequency lower than 4.7 MHz; you will see that it cannot be synthesized as shown below.



4. Enter the 5 Mhz frequency as the output clock frequency. Scroll down to the bottom of the page and untick reset and locked options as shown below:





- 5. Click OK. Next, we will instantiate the Clocking IP in the top module. Use the same steps as we did for VIO IP to get the instantiation template.
- 6. Now the top module will look as below:

```
module top_counter(
   input clk_100M,
   input reset,
   output [7:0] count
);

wire clk_5M , clk_1H;

clk_wiz_0 clk_IN0(

.clk_outl(clk_5M),  // output clk_outl
.clk_inl(clk_100M)  // input clk_inl
);
```

Step 4: Make a clock divider module:

Now we have to synthesize 1 Hz clock from 5 MHz clock. For doing so, we will make use of a Counter based frequency divider.

- 1. Add a new design source clk_divider.v with one input (clk_in) and one output (divided_clk).
- 2. The code for the clock divider is shown below. Please note how to chose the value of div_value.

```
`timescale 1ns / 1ps
module clk_divider
     parameter div_value=2499999 //division value=Given [Frequency(5M in our case)/(2*desired freq)]-1
    )
   input clk_in,
                     //Input Clock
   output reg divided_clk=0 // Divided Clock
    reg [31:0] count_reg=0,count_next=0;
   always @(posedge clk_in) begin
       if(count next == div value)
           count_reg<=0;
           count_reg<=count_next;</pre>
        end
   always @(*)
        count next=count reg+1;
    always @(posedge clk_in) begin
        if (count next == div value)
         divided clk <= ~ divided clk;
           divided clk<=divided clk;
      end
endmodule
```

Next, we will instantiate the counter_8bit.v and clk_divider.v in our top module.


Step 5: Test the functionality of the Counter using testbench.

1. Add a simulation source and write the testbench code, as shown below:

```
module counter tb(
    ):
                             //Step 1: Define the variables
    reg clk, reset;
    wire [7:0] count;
    counter_8bit tb1(.counter_clk(clk),.reset(reset),.count(count)); //Step 2: Instantiate DUT
                //Step 3: Initialize variables
    initial
       begin
           clk=1'b0;
            reset=1'b1;
        end
    initial //Step 4: Change stimulus
       begin
            #5 reset=1'b0;
            #50 reset=1'b1;
            #5 reset=1'b0;
    always #5 clk = ~clk; // Clock with time period of 10ns
```

Note: We have instantiated the counter_8bit module here and not the top_counter module. The reason being we only need to check the functionality of the Counter and not the exact working frequency. Also note that we have not given 1 Hz clock here. You can also instantiate the top_counter module, but the simulator will take so much time to increment the count due to 1Hz frequency.

Run the simulation and check the behavior of Counter with reset and once the reset is de-asserted.




Step 6: Add VIO and ILA IP to your design to test it on hardware.


1. Create a vio_wrapper in the project in a similar way as we did in Lab2. The VIO IP will contain one input probe of 8 bits (to monitor count) and one output probe to give reset input to design. The vio_wrapper module will look like, as shown below:

endmodule


- 2. The next step is to add the ILA(Integrated Logic Analyzer) IP. This IP is again very useful for debugging purposes. You can get the real time waveform of the signals from the hardware using ILA. You can create triggers on the signals depending on some values or conditions. We will use ILA IP to capture the signals on the port of our top-level counter module whenever the count reaches a certain value and whenever the reset takes place.
- 3. To add ILA IP to your project, go to IP catalog and search for ILA and double click on it.



4. Select the number of probes as three(for clk_1H, reset, count). Keep the rest of the options set to default.



5. Change the width of one probe to 8 bits as shown below and then click OK.




6. In the top_counter module, instantiate the ILA using the instantiate template and make the connections as shown in the code below:

```
module top_counter(
   input clk_100M,
   input reset,
   output [7:0] count
   wire clk_5M , clk_1H;
   clk_wiz_0 clk_IN0(
   .clk_outl(clk_5M),
                       // output clk out1
   .clk_inl(clk_100M) // input clk in1
   clk_divider #(.div_value(2499999)) clk_div_INO(.clk_in(clk_5M) , .divided_clk(clk_1H));
   counter_8bit count_INO(.counter_clk(clk_lH), .reset(reset) , .count(count));
ila_0 ila_INO (
   .clk(clk_100M), // input wire clk
   .probe0(clk_lH), // input wire [0:0] probe0
   .probel(reset), // input wire [0:0] probe1
    .probe2(count) // input wire [7:0] probe2
endmodule
```


7. Add the constraints file.

```
# Clock signal
set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```


- 8. Generate the bitstream.
- 9. Connect to the remote device using the steps mentioned in Lab 2.
- 10. Program the device. Once the programming is done, refresh the VIO probes.




11. Add the VIO probes. Set the reset high, and you can see count is not incrementing as shown below



12. De-assert the reset, and you can see the Counter incrementing from 0 to 255 and back to 0.




- 13. Next step is to make use of ILA and trigger it in two different conditions
 - When the count reaches 15.
 - When the reset goes high.




Click on add probes and add both reset and count probes.


14. Select the trigger condition for reset as 0-1 transition and click on the play button, which will create the trigger. Now from VIO, assert the reset and check that the ILA must have captured the event.



Next, we need to create a trigger when the count reaches 15. Make the following changes.



After making the changes, click on the Run trigger(blue play button). Once the count reaches 15, ILA will catch the event and show it on the wave window as shown below.



You can explore many options by creating composite conditions (logical AND, logical OR, etc.) using the gate icon.

Deliverables for Lab 3 Submission(Graded):

- bit file and .ltx file of the design
 PDF with code, testbench, simulation screenshot, VIO, and ILA output screenshot for the design.