



***INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI***

**Department
of
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_8

Mohammad Shariq

2020220

20-11-2021

OBJECTIVE:

Tasks to be done in this Lab:


1. Create block design in Vivado using the IP Integrator and configure the Zynq IP according to our needs.
2. Create a Hello World application in Xilinx SDK for the ARM processor and learn how to display different kinds of data and take user input using JTAG Terminal.
3. Write a C application to compute the following expression.
$$X/T + \text{SQRT}(2 * \text{Log}N/T)$$
4. Write a C application to compute 8-point FFT.

Topics to explore:

- 1) Vivado's IP Integrator
- 2) Zynq Architecture
- 3) SDK design flow
- 4) JTAG terminal
- 5) Integer and floating point number handling
- 6) 8-point FFT

Theory:


In this part, we will learn how to use IP Integrator to create a processing system-based design consisting of ARM cortex A9 cores. An abstract view of the Zynq architecture is given below. We will need the DDR3 controller for external DDR3 memory. As we are accessing the Zybo board remotely, we will be using the JTAG terminal instead of UART for the STDIN and STDOUT.



Part-4:

• **8-point FFT**

1. Create a new application project name FFT and modify the BSP settings as we did in Part-2.
2. Given below is the flow diagram of 8-point FFT




$$W_N^0 = 1, W_N^1 = (1-j)/\sqrt{2}, W_N^2 = -j, W_N^3 = -(1+j)/\sqrt{2}$$

3. Write the following code for 8-point FFT.

Observations:

ZYNQ_processing_System_Block_Design :



Flow Navigator

BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure *

PROJECT MANAGER

Settings Re-customize IP

Add S

Language

IP Catalog

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

IP INTEGRATOR

Create

Open

Generate

SIMULATION

Run Simulation

RTL ANALYSIS

Open

SYNTHESIS

Run Synthesis

Open

IMPLEMENTATION

Run Implementation

Open

PROGRAMMING

Generate Bitstream

Open

Page Navigator

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration


DDR Configuration

SMC Timing Calculation

Interrupts

Zynq Block Design

Summary Report



OK

Cancel

CRITICAL WARNING: [PSU-2] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . P
 CRITICAL WARNING: [PSU-3] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . P
 CRITICAL WARNING: [PSU-4] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . P

Type a Tcl command here

ZYNQ_IP_and_C_Program - [D:/IIITD/ELD_LABs/LAB_8_IP_Integrator_and_Configure_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Ready

Flow Navigator

BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure *

PROJECT MANAGER

Re-customize IP

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration
- DDR Configuration
- SMC Timing Calculation
- Interrupts

PS-PL Configuration

Search: Q:

Name	Select	Description
> Address Editor		
> Enable Clock Triggers		
FLCK_CLKTRIG0	<input type="checkbox"/>	Enables PL clock trigger signal 0 used to halt the PL clock when counting
FLCK_CLKTRIG1	<input type="checkbox"/>	Enables PL clock trigger signal 1 used to halt the PL clock when counting
FLCK_CLKTRIG2	<input type="checkbox"/>	Enables PL clock trigger signal 2 used to halt the PL clock when counting
FLCK_CLKTRIG3	<input type="checkbox"/>	Enables PL clock trigger signal 3 used to halt the PL clock when counting
> Enable Clock Resets		
FCLK_RESET0_N	<input type="checkbox"/>	Enables general purpose reset signal 0 for PL logic
FCLK_RESET1_N	<input type="checkbox"/>	Enables general purpose reset signal 1 for PL logic
FCLK_RESET2_N	<input type="checkbox"/>	Enables general purpose reset signal 2 for PL logic
FCLK_RESET3_N	<input type="checkbox"/>	Enables general purpose reset signal 3 for PL logic
> AXI Non Secure Enablement	0	Enable AXI Non Secure Transaction
> GP Master AXI Interface		
> M AXI GP0 interface	<input type="checkbox"/>	Enables General purpose AXI master interface 0
> M AXI GP1 interface	<input type="checkbox"/>	Enables General purpose AXI master interface 1
> GP Slave AXI Interface		

OK Cancel

ZYNQ_IP_and_C_Program - [D:/IIITD/ELD_LABs/LAB_8_IP_Integrator_and_Configure_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure *

PROJECT MANAGER Re-customize IP

ZYNQ7 Processing System (5.5)

Documentation Presets IP Location Import XPS Settings

Page Navigator

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration**
- DDR Configuration
- SMC Timing Calculation
- Interrupts

Clock Configuration

Summary Report

Basic Clocking Advanced Clocking

Input Frequency (MHz) 33.333333 CPU Clock Ratio 6:2:1



Search: Q


Component	Clock Source	Requested Frequ...	Actual Frequency(...	Range(MHz)
Processor/Memory Clocks				
CPU	ARM PLL	667	666.666687	50.0 : 667.0
DDR	DDR PLL	533.333333	533.333374	200.000000 : 534.000000
IO Peripheral Clocks				
PL Fabric Clocks				
<input type="checkbox"/> FCLK_CLK0	IO PLL	50	10.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000
<input type="checkbox"/> FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000
System Debug Clocks				
Timers				

OK Cancel

CRITICAL WARNING: [PSU-2] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . P

**### Validate the design, generate output product, and create HDL wrapper.
DO NOT ever miss these steps.**





File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure *

Source File Properties

Sources x Design Signals Board ? _ □ □

Design Sources (1)

- Lab_8_ZYNQ_IP_Configure (Lab_8_ZYNQ_IP_Configure)

Constraints

Synthesis

Generate Output Products

The following output products will be generated.

Preview

Lab_8_ZYNQ_IP_Configure.bd (OOC per IP)

- Synthesis
- Implementation
- Simulation

Synthesis Options

☐ Global

☒ Out of context per IP

☐ Out of context per Block Design

Run Settings

Number of jobs: 4

Apply Generate Cancel

Tcl Console

```
CRITICAL WARNING: [PSU-1] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative
CRITICAL WARNING: [PSU-2] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative
CRITICAL WARNING: [PSU-3] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative
CRITICAL WARNING: [PSU-4] Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative
validate_bd_design
validate_bd_design -force
validate_bd_design -force
```

ZYNQ_IP_and_C_Program - [D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Repgts Window Layout View Help Q Quick Access

Flow Navigator PROJECT MANAGER - ZYNQ_IP_and_C_Program

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
 - IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
 - SIMULATION
 - Run Simulation
 - RTL ANALYSIS
 - Open Elaborated Design
 - SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
 - IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - PROGRAM AND DEBUG

Sources

- Design Sources (1)
 - Lab_8_ZYNQ_IP_Configure (Lab_8_ZYNQ_IP_Configure)
- Constraints
- Simulation Sources (1)
- Utility Sources

Hierarchy IP Sources Libraries Compile Order

Source File Properties

Lab_8_ZYNQ_IP_Configure.bd

- Enabled
- Location: D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr
- Type: Block Designs
- Part: xc7z010clg400-1
- Size: 29.6 KB

General Properties

Project Summary

Overview Dashboard

Settings Edit

Project name: ZYNQ_IP_and_C_Program

Project location: D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program

Product family: Zynq-7000

Project part: Zybo Z7-10 (xc7z010clg400-1)

Top module name: Not defined

Target language: Verilog

Simulator language: Mixed

Board Part

Generate Output Products

Out-of-context module run was launched for generating output products.

OK

URL: http://www.digilentinc.com

Board overview: Zybo Z7-10

Synthesis Implementation

Status: Not started

Messages: No errors or warnings

Tcl Console Messages Log Reports Design Runs

ZYNQ_IP_and_C_Program - [D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Repgts Window Layout View Help Q Quick Access

Flow Navigator BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
 - IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
 - SIMULATION
 - Run Simulation
 - RTL ANALYSIS
 - Open Elaborated Design
 - SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
 - IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - Lab_8_ZYNQ_IP_Configure (Lab_8_ZYNQ_IP_Configure)
- Constraints
- Simulation Sources
- Utility Sources

Hierarchy IP Sources

Source File Properties

Lab_8_ZYNQ_IP_Configure.bd

- Enabled
- Location: D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr
- Type: Block Designs
- Part: xc7z010clg400-1
- Size: 29.6 KB

General Properties

Tcl Console

[Tue Nov 23 09:11:11] Run output will be exported to D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.runs/Lab_8_ZYNQ_IP_Configure_processing_system7_0_0_synth_1/runme.log

open_bd_design (D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.runs/sources_1/bd/Lab_8_ZYNQ_IP_Configure/Lab_8_ZYNQ_IP_Configure.bd)

Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0

Successfully read diagram <Lab_8_ZYNQ_IP_Configure> from BD file <D:/IIITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program.runs/sources_1/bd/Lab_8_ZYNQ_IP_Configure/Lab_8_ZYNQ_IP_Configure.bd>

open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1185.551 ; gain = 43.195

Diagram

processing_system7_0

ZYNQ7 Processing System

DDR + FIXED_IO +

DDR + FIXED_IO

Auto_Generated_HDL_Wrapper

ZYNQ_IP_and_C_Program - [D:/IITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Repgrts Window Layout View Help Quick Access

Flow Navigator BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Diagram x Lab_8_ZYNQ_IP_Configure_wrapper.v x

D:/IITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.srscs/sources_1/bd/Lab_8_ZYNQ_IP_Configure/hdl/Lab_8_ZYNQ_IP_Configure_wrapper.v

```
1 //Copyright 1996-2019 Xilinx, Inc. All Rights Reserved.
2 //
3 //Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
4 //Date       : Tue Nov 23 09:08:55 2021
5 //Host       : LAPTOP-UQ42ETSQ running 64-bit major release  (build 9200)
6 //Command    : generate_target Lab_8_ZYNQ_IP_Configure_wrapper.bd
7 //Design     : Lab_8_ZYNQ_IP_Configure_wrapper
8 //Purpose    : IP block netlist
9 //
10 timescale 1 ps / 1 ps
11
12 module Lab_8_ZYNQ_IP_Configure_wrapper
13     (DDR_addr,
14      DDR_ba,
15      DDR_cas_n,
16      DDR_ck_n,
17      DDR_ck_p,
18      DDR_cke,
19      DDR_cs_n,
20      DDR_dm,
21      DDR_dq,
22      DDR_dqs_n,
23      DDR_dqs_p,
24      DDR_odt,
25      DDR_ras_n,
26      DDR_reset_n,
27      DDR_we_n,
28      FIXED_IO_ddr_vrn,
29      FIXED_IO_ddr_vrp,
30      FIXED_IO_mio,
31      FIXED_IO_ps_clk,
32      FIXED_IO_ps_por,
33      FIXED_IO_ps_srstb);
34     inout [14:0]DDR_addr;
35     inout [2:0]DDR_ba;
36     inout DDR_cas_n;
37     inout DDR_ck_n;
38     inout DDR_ck_p;
39     inout DDR_cke;
40     inout DDR_cs_n;
41     inout [3:0]DDR_dm;
42     inout [31:0]DDR_dq;
43     inout [3:0]DDR_dqs_n;
44     inout [3:0]DDR_dqs_p;
```

ZYNQ_IP_and_C_Program - [D:/IITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.xpr] - Vivado 2019.1

File Edit Flow Tools Repgrts Window Layout View Help Quick Access

Flow Navigator BLOCK DESIGN - Lab_8_ZYNQ_IP_Configure

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design



PROGRAM AND DEBUG



- Generate Bitstream
- Open Hardware Manager


Diagram x Lab_8_ZYNQ_IP_Configure_wrapper.v x

D:/IITD/ELD_LABs/LAB_8_Config_ZYNQ_IP/ZYNQ_IP_and_C_Program/ZYNQ_IP_and_C_Program.srscs/sources_1/bd/Lab_8_ZYNQ_IP_Configure/hdl/Lab_8_ZYNQ_IP_Configure_wrapper.v


```
40     inout DDR_cs_n;
41     inout [3:0]DDR_dm;
42     inout [31:0]DDR_dq;
43     inout [3:0]DDR_dqs_n;
44     inout [3:0]DDR_dqs_p;
45     inout DDR_odt;
46     inout DDR_ras_n;
47     inout DDR_reset_n;
48     inout DDR_we_n;
49     inout FIXED_IO_ddr_vrn;
50     inout FIXED_IO_ddr_vrp;
51     inout [53:0]FIXED_IO_mio;
52     inout FIXED_IO_ps_clk;
53     inout FIXED_IO_ps_por;
54     inout FIXED_IO_ps_srstb;
55
56     wire [14:0]DDR_addr;
57     wire [2:0]DDR_ba;
58     wire DDR_cas_n;
59     wire DDR_ck_n;
60     wire DDR_ck_p;
61     wire DDR_cke;
62     wire DDR_cs_n;
63     wire [3:0]DDR_dm;
64     wire [31:0]DDR_dq;
65     wire [3:0]DDR_dqs_n;
66     wire [3:0]DDR_dqs_p;
67     wire DDR_odt;
68     wire DDR_ras_n;
69     wire DDR_reset_n;
70     wire DDR_we_n;
71     wire FIXED_IO_ddr_vrn;
72     wire FIXED_IO_ddr_vrp;
73     wire [53:0]FIXED_IO_mio;
74     wire FIXED_IO_ps_clk;
75     wire FIXED_IO_ps_por;
76     wire FIXED_IO_ps_srstb;
77
78     Lab_8_ZYNQ_IP_Configure Lab_8_ZYNQ_IP_Configure_i
79     (.DDR_addr(DDR_addr),
80      .DDR_ba(DDR_ba),
81      .DDR_cas_n(DDR_cas_n),
82      .DDR_ck_n(DDR_ck_n),
83      .DDR_ck_p(DDR_ck_p),
```












Launched_SDK_and_we see auto-decompressed_.hdl_file_that we exported earlier




writing hello_world program in C










running program in debug mode



ZYNQ.sdk - C/C++ - Hello_world/src/helloworld.c - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- Hello_world
 - Binaries
 - Includes
 - Debug
 - src
 - helloworld.c
 - platform_config.h
 - platform.c
 - platform.h
 - Iscrip.tld
 - Xilinx.spec
- Hello_world_bsp
 - BSP Documentation
 - ps7_cortexa9_0
 - code
 - include
 - _profile_timer.h
 - bspconfig.h
 - mbblaze_nt_type
 - profile.h
 - sleep.h
 - smc.h
 - vectors.h
 - xadcps_hw.h
 - xadcps.h
 - xbasic_types.h
 - xcoresightpsdc
 - xcpu_cortexa9
 - xddrps.h
 - xdebug.h
 - xdevcfg_hw.h
 - xdevcfg.h
 - xdmapi_hw.h
 - xdmapi.h
 - xenv_standalon
 - xenv.h
 - xnnins_hw.h

Target Connections

- Hardware Server
 - Local
 - zybo [default]
 - Linux TCF Agent
 - QEMU TcfGdbClient

system.hdf system.mss *helloworld.c

* PS7 UART (Zynq) is not initialized by this application, since
* bootrom/bsp configures it to baud rate 115200

Debug Configurations

Create, manage, and run configurations
Run or Debug a program using System Debugger.

type filter text

- Performance Analysis
- Target Communication Framework
 - Xilinx C/C++ Application (GDB)
 - Xilinx C/C++ application (System Debugger on QEMU)
 - Xilinx C/C++ application (System Debugger)
 - System Debugger on zybo

Filter matched 6 of 11 items

Name: System Debugger on zybo

Target Setup Application Arguments Environment Symbol Files Source Path Map Common

Debug Type: Standalone Application Debug

Connection: zybo New

Hardware Platform: ZYNQ_block_wrapper_hw_platform_0

Bitstream File: Search... Browse... Generate...

Initialization File: ps7_init.tcl Search... Browse...

FPGA Device: Auto Detect Select...

PS Device: Auto Detect Select...

Summary of operations to be performed

Following operations will be performed before launching the debugger.

1. Runs ps7_init to initialize PS.
2. Runs ps7_post_config. Enables level shifters from PL to PS. (Recommended to use this option only after system reset or board power ON).
3. The following processors will be reset and suspended.
 - 1) ps7_cortexa9_0
4. All processors in the system will be suspended, and Applications will be downloaded to the following processors as specified in the Applications tab.

☐ Reset entire system

☐ Program FPGA

☒ Run ps7_init

☒ Run ps7_post_config

☐ Enable Cross-Triggering ...

Revert Apply

Debug Close

12:03:26 INFO : Successfully done setting XSCT server connect
12:03:27 INFO : Successfully done setting SDK workspace
12:03:27 INFO : Processing command line option -hwspec D:\

ZYNQ.sdk - C/C++ - Hello_world/src/helloworld.c - Xilinx SDK

File Edit Navigate Search Project Run Xilinx Window Help

Project Explorer

- Hello_world
 - Binaries
 - Includes
 - Debug
 - src
 - helloworld.c
 - platform_config.h
 - platform.c
 - platform.h
 - Iscrip.tld
 - Xilinx.spec
- Hello_world_bsp
 - BSP Documentation
 - ps7_cortexa9_0
 - code
 - include
 - _profile_timer.h
 - bspconfig.h
 - mbblaze_nt_type
 - profile.h
 - sleep.h
 - smc.h
 - vectors.h
 - xadcps_hw.h
 - xadcps.h
 - xbasic_types.h
 - xcoresightpsdc
 - xcpu_cortexa9
 - xddrps.h
 - xdebug.h
 - xdevcfg_hw.h
 - xdevcfg.h
 - xdmapi_hw.h
 - xdmapi.h
 - xenv_standalon
 - xenv.h
 - xnnins_hw.h

Target Connections

- Hardware Server
 - Local
 - zybo [default]
 - Linux TCF Agent
 - QEMU TcfGdbClient

system.hdf system.mss *helloworld.c

* PS7 UART (Zynq) is not initialized by this application, since
* bootrom/bsp configures it to baud rate 115200

Debug Configurations

Create, manage, and run configurations
Run or Debug a program using System Debugger.

type filter text

- Performance Analysis
- Target Communication Framework
 - Xilinx C/C++ Application (GDB)
 - Xilinx C/C++ application (System Debugger on QEMU)
 - Xilinx C/C++ application (System Debugger)
 - System Debugger on zybo

Filter matched 6 of 11 items

Name: System Debugger on zybo

Target Setup Application Arguments Environment Symbol Files Source Path Map Common

☒ Stop at 'main'

Summary

Download	Processor	Project	Application	Details
<input checked="" type="checkbox"/>	ps7_cortexa9_0	Hello_world	Debug/Hello_world.elf	reset = true, stop at entry = false, reloc...
<input type="checkbox"/>	ps7_cortexa9_1			reset = true, stop at entry = false, reloc...

Project Name: Hello_world Browse...

Application: Debug/Hello_world.elf Search... Browse...

☒ Reset processor

☐ Stop at program entry

Advanced Options: Edit...

Revert Apply

Debug Close

12:03:26 INFO : Successfully done setting XSCT server connect

ZYNQ.sdk - Debug - Hello_world/src/helloworld.c - Xilinx SDK

File Edit Source Refactor Navigate Search Project Run Xilinx Window Help

Debug

- ARM Cortex-A9 MPCore #0 (Breakpoint: main, main, main)
 - 0x00100584 main(): ./src/helloworld.c, line 54
 - 0x0010089c_start(): xil-ctrl0.S, line 138
 - ...
- ARM Cortex-A9 MPCore #1 (Suspended)
 - 0xfffff34
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c

Variables

Name	Type	Value
00: i	int	4
00: f	float	4.2E+44
00: d	double	2.23893702473895E-308

system.hdf system.mss helloworld.c Disassembly

```
PS7 UART (Zynq) is not initialized by this application, since
* bootcom/bsp, configures it to baud rate 115200
*
*
* | UART TYPE  BAUD RATE |
* |-----|
* | uartns550  9600      |
* | uartrlite   Configurable only in HW design |
* | ps7_uart    115200   (configured by bootcom/bsp) |
*
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"

int main()
{
    init_platform();

    // Defining and initializing the variables of type Integer, float and Double
```

Outline

- stdio.h
- platform.h
- xil_printf.h
- main(): int

Console

TCF Debug Virtual Terminal - ARM Cortex-A9 MPCore #1

SDK Log

Memory

Monitors

Writable Smart Insert 54:1

ZYNQ.sdk - Debug - Hello_world/src/helloworld.c - Xilinx SDK

File Edit Source Refactor Navigate Search Project Run Xilinx Window Help

Debug

- ARM Cortex-A9 MPCore #0 (Breakpoint: main, main, main)
 - 0x00100584 main(): ./src/helloworld.c, line 54
 - 0x00100890_start(): xil-ctrl0.S, line 131
 - ...
- ARM Cortex-A9 MPCore #1 (Suspended)
 - 0xfffff34
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c
 - 0xfffff2c

Variables

- (function: _exit)
- (function: main)
- (function: _exit)
- (function: main)
- (function: _exit)
- (function: main)

system.hdf system.mss helloworld.c Disassembly asm_vectors.S

```
PS7 UART (Zynq) is not initialized by this application, since
* bootcom/bsp, configures it to baud rate 115200
*
*
* | UART TYPE  BAUD RATE |
* |-----|
* | uartns550  9600      |
* | uartrlite   Configurable only in HW design |
* | ps7_uart    115200   (configured by bootcom/bsp) |
*
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"

int main()
{
    init_platform();

    // Defining and initializing the variables of type Integer, float and Double
```

Outline

- stdio.h
- platform.h
- xil_printf.h
- main(): int

Console



TCF Debug Virtual Terminal - ARM Cortex-A9 MPCore #1

SDK Log

Memory


Monitors

opening JTAG terminal and resuming our program



Writing a C application to compute the following expression.

$X/T + \text{SQRT}(2 * \text{Log}N/T)$




```
/*
 * helloworld.c: simple test application
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * -----
 * | UART TYPE   BAUD RATE |
 * -----
 * uarts550     9600
 * uartlite     Configurable only in HW design
 * ps7_uart     115200 (configured by bootrom/bsp)
 */



#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "math.h"

int main()
{
    init_platform();

    int x=4;
    int n=200;
    int t=2;
    float res1=x/t;
    float res2=(2*log(n))/t; // log() function calculates the natural logarithm
    float res3=sqrt(res2);
    float result = res1+res3;
    printf("The expression x/t + float res2=(2*log(n))/t is being calculated\n");
    printf("x/t resulted in %f\n",res1);
    printf("(2*log(n))/t resulted in %f\n",res2);
    printf("sqrt(2*log(n))/t resulted in %f\n", res3);
    printf("The final result of x/t + sqrt(2*log(n))/t is %f ",result);

    cleanup_platform();
    return 0;
}
```







helloworld.c Disassembly G_exit.c FFT8.elf

* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.

```

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * -----
 * | UART TYPE   BAUD RATE |
 * -----
 * uarts550     9600
 * uartlite     Configurable only in HW design
 * ps7_uart     115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include <stdlib.h>
#include <complex.h>

#define N 8

const int rev8[N] = {0,4,2,6,1,5,3,7};

const float complex W[N/2] = { 1-0*I, 0.7071067811865476 - 0.707106781165475*I, 0.0-1*I, -0.7071067811865475-0.7071067811865476*I };

void bitreverse(float complex dataIn[N], float complex dataOut[N])
{
    bit_reversal: for (int i=0 ; i<N ; i++)
    {
        dataOut[i]= dataIn[rev8[i]];
    }
}

void FFT_Stages(float complex FFT_Input[N], float complex FFT_Output[N])
{
    float complex temp1[N], temp2[N];
    stage1: for(int i=0 ; i<N ; i=i+2)
    {
        temp1[i]= FFT_Input[i]+FFT_Input[i+1];
        temp1[i+1]=FFT_Input[i]-FFT_Input[i+1];
    }

    stage2: for(int i=0 ; i<N ;i=i+4)
    {
        for(int j=0 ; j<2 ; ++j)
        {
            temp2[i+j]=temp1[i+j]+W[2*j]*temp1[i+j+2];
            temp2[i+j+2]= temp1[i+j]- W[2*j]*temp1[i+j+2];
        }
    }

    stage3: for (int i=0 ; i < N/2 ; i++)
    {
        FFT_Output[i] = temp2[i] + W[i]*temp2[i+N/2];
    }
}

```



helloworld.c Disassembly _exit.c FFT8.elf

```
    bit_reversal: for (int i=0 ; i<N ; i++)
    {
        dataOut[i]= dataIn[rev8[i]];
    }
}

void FFT_Stages(float complex FFT_Input[N], float complex FFT_Output[N])
{
    float complex temp1[N], temp2[N];
    stage1: for(int i=0 ; i<N ; i=i+2)
    {
        temp1[i]= FFT_Input[i]+FFT_Input[i+1];
        temp1[i+1]=FFT_Input[i]-FFT_Input[i+1];
    }

    stage2: for(int i=0 ; i<N ;i=i+4)
    {
        for(int j=0 ; j<2 ; ++j)
        {
            temp2[i+j]=temp1[i+j]+W[2*j]*temp1[i+j+2];
            temp2[i+j+2]= temp1[i+j]- W[2*j]*temp1[i+j+2];
        }
    }

    stage3: for (int i=0 ; i < N/2 ; i++)
    {
        FFT_Output[i]= temp2[i] + W[i]*temp2[i+4];
        FFT_Output[i+4]= temp2[i]- W[i]*temp2[i+4];
    }
}

int main()
{
    const float complex FFT_Input[N] = {11+23*I, 32+10*I, 91+94*I, 15+69*I, 47+96*I, 44+12*I, 96+17*I, 49+58*I};
    float complex FFT_Output[N];
    float complex FFT_rev[N];

    bitreverse(FFT_Input, FFT_rev);
    FFT_Stages(FFT_rev, FFT_Output);
    printf("\nPrinting FFT input\n");
    for (int i=0 ; i<N ; i++)
    {
        printf("%f %f \n", crealf(FFT_Input[i]),cimagf(FFT_Input[i]));
    }

    printf("\nPrinting FFT Output \n");
    for(int i =0; i<N ; i++)
    {
        printf("%f %f \n", crealf(FFT_Output[i]), cimagf(FFT_Output[i]));
    }
}
```

.elf files of the program in Debug folder (similar to byte code of java_program)

The screenshot shows the Xilinx IDE with the 'FFTB8.elf' file selected in the Project Explorer. The main window displays the ELF file header and sections for 'helloworld.c'.

Program Header:

```
0x70000000 off 0x00020000 vaddr 0x00110000 paddr 0x00110000 align 2**2
filez: 0x00000000 memsz 0x00000000 flags r-
LOAD off 0x00010000 vaddr 0x00100000 paddr 0x00100000 align 2**16
filez: 0x00010010 memsz 0x00015b30 flags rwx
private flags = 5000400: [Version5 EABI] [hard-float ABI]
```

Sections:

Idx	Name	Size	VMA	LMA	File off	Align
0	.text	0000a0c0	00100000	00100000	00010000	2**6
1	.init	0000000c	0010a0c0	0010a0c0	0001a0c0	2**2
2	.fini	0000000c	0010a0cc	0010a0cc	0001a0cc	2**2
3	.rodata	000006c8	0010a0d8	0010a0d8	0001a0d8	2**3
4	.data	00000a10	0010a7a0	0010a7a0	0001a7a0	2**3
5	.eh_frame	00000004	0010b1b0	0010b1b0	0001b1b0	2**2
6	.gnu_tlib	00004000	0010c000	0010c000	0001c000	2**0
7	.ARM.exidx	00000000	00110000	00110000	00020000	2**2
8	.init_array	00000004	00110008	00110008	00020008	2**2
9	.fini_array	00000004	0011000c	0011000c	0002000c	2**2
10	.ARM.attributes	0000002f	00110010	00110010	00020010	2**0
11	.bss	00000514	00110010	00110010	00020010	2**2
12	.heap	0000200c	00110324	00110324	00020010	2**0
13	.stack	00003800	00112330	00112330	00020010	2**0

The bottom panel shows the 'Problems' window with 9 items, including a 'pragma message' for the sleep routines and a 'Xilinx message' for the sleep routines.

The screenshot shows the Xilinx IDE with the 'ARM Cortex-A9 MPCore #0 (Breakpoint: _exit)' selected in the Debug window. The main window displays the source code for 'helloworld.c'.

Source Code:

```
#include <unistd.h>
#include "xil_types.h"

/* _exit - Simple implementation. Does not return.
 */
__attribute__((weak)) void _exit (sint32 status)
{
    (void)status;
    while (1) {
        ;
    }
}
```

The bottom panel shows the 'Console' window with the output of the FFT program:

```
Printing FFT input
11.000000 23.000000
32.000000 10.000000
91.000000 94.000000
15.000000 69.000000
47.000000 96.000000
44.000000 12.000000
96.000000 17.000000
49.000000 58.000000

Printing FFT Output
385.000000 379.000000
62.920311 -44.665474
-234.000000 -4.000000
-122.192383 -36.280701
105.000000 81.000000
19.079691 -91.334526
-24.000000 20.000000
-183.887617 -119.719299
```

Conclusion:

Successfully created block design in Vivado using the IP Integrator and configure the Zynq IP according to our needs and wrote C programs for Standalone system and seen output using JTAG terminal.