



**INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI**

**Department
of
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_6: Design and implement a ROM using
Block Memory Generator.
Design and implement a FIFO (common block RAM)
capable of storing 16 numbers of 4 bits each.

Mohammad Shariq

2020220

08-11-2021

OBJECTIVE:

- Design and implement a ROM using Block Memory Generator. Create a coe file to store the 10 numbers of 4 bits each and find the maximum amongst them.
- Design and implement a FIFO (common block RAM) capable of storing 16 numbers of 4 bits each. Provide the input data using a 4-bit input port. Use two separate push buttons to read and write. Also, see the working of empty, full, almost_empty, almost_full, and data_count signals.

Theory:

- **BROM :-**

The FPGA fabric includes embedded memory elements that can be used as random-access memory (RAM), read-only memory (ROM), or shift registers. These elements are block RAMs (BRAMs), LUTs, and shift registers.


The BRAM is a dual-port RAM module instantiated into the FPGA fabric to provide on-chip storage for a relatively large set of data. The two types of BRAM memories available in a device can hold either 18k or 36k bits, and the available amount of these memories is device specific. The dual-port nature of these memories allows for parallel, same-clock-cycle access to different locations.

In OpenCL code, BRAMs can implement either a RAM or a ROM, covering on-chip, local, and private memory types. In a RAM configuration, the data can be read and written at any time during the runtime of the circuit. In contrast, in a ROM configuration, data can only be read during the runtime of the circuit. The data of the ROM is written as part of the FPGA configuration and cannot be modified in any way.

- **FIFO MEMORY:-**

The acronym FIFO stands for **F**irst In **F**irst **O**ut. FIFOs are used everywhere in FPGA and ASIC designs, they are one of the basic building blocks. And they are very handy! FIFOs can be used for any of these purposes:

A FIFO can be thought of a one-way tunnel that cars can drive through. At the end of the tunnel is a toll with a gate. Once the gate opens, the car can leave the tunnel. If that gate never opens and more cars keep entering the tunnel, eventually the tunnel will fill up with cars. This is called FIFO Overflow and in general it's not a good thing. How deep the FIFO is can be thought of as the length of the tunnel. The deeper the FIFO, the more data can fit into it before it overflows. FIFOs also have a width, which represents the width of the data (in number of bits) that enters the FIFO. Below is an image of the basic interface of any FIFO. These signals will always be found when you look at any FIFO. Often there are more signals that add additional features, such as a count of the number of words in the FIFO. See the figure below:



The FIFO can be divided up into the write half and the read half. The write half has the signals Write Enable, Write Data, and FIFO Full. The designer should **never write to a full FIFO!** Always check the FIFO Full flag to make sure there's room to write another piece of data, otherwise you will lose that data.

The read half has the signals Read Enable, Read Data, and FIFO Empty. I find it easier when designing code to separate the write-code in one file and the read-code in another file, just to be careful. The designer should **never read from an empty FIFO!** As long as you obey these two basic rules you and FIFOs will get along nicely. I'll restate them again because they're just that important.

Observations:

programme for the functionality of BROM(Block ROM):

ROM - [D:/IITD/ELD_LABs/LAB_6_ROM/ROM/ROM.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Run Help Q- Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager



SIMULATION - Behavioral Simulation - Functional - sim_1 - bram_tb



top_BROM.v x blk_mem_gen_0.veo x bram_tb.v x Untitled 1* x

D:/IITD/ELD_LABs/LAB_6_ROM/ROM/ROM.srscs/sources_1/new/top_BROM.v


```
22
23 module top_BROM(
24
25     input clk,
26     output reg [3:0] max=0
27
28 );
29
30 wire [3:0] dout;
31 reg [3:0] addr_reg=0,addr_next;
32 always@(posedge clk)
33 begin
34     addr_reg<= addr_next;
35 end
36
37 always@(*)
38 begin
39     if(addr_reg==0)
40         addr_next= addr_reg;
41     else
42         addr_next=addr_reg+1;
43 end
44
45 blk_mem_gen_0 in1 (
46     .clka(clk), // input wire clka
47     .addra(addr_reg), // input wire [3 : 0] addra
48     .douta(dout) // output wire [3 : 0] douta
49 );
50
51
52 always@(*)
53 begin
54     if(dout>max)
55         max=dout;
56     else
57         max=max;
58 end
59
60
61 endmodule
62
63
64
```

Block Memory Generator IP for BROM:






Testbench for BROM:



Results for automated testbench of BROM :



PART_2__Programme for the functionality FIFO

FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Flow Navigator PROJECT MANAGER - FIFO_Memory

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Source File Properties

Project Summary x vio_wrapper_6.v x top_FIFO.v x

D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srscs/sources_1/new/top_FIFO.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 27.10.2021 10:29:46
7  // Design Name:
8  // Module Name: top_FIFO
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module top_FIFO(
24
25     input clk_100M,
26     input reset,
27     input read,
28     input write,
29     input [3:0] din,
30     output [3:0] dout,
31     output full,
32     output empty,
33     output almost_full,
34     output almost_empty,
35     output [3:0] data_count
36 );
37
38 wire clk_5M, clk_200H, clk_pulse;
39
40 clk_wiz_0 in0
41 (
42     // Clock out ports
43     .clk_out1(clk_5M),    // output clk_out1
44     // Clock in ports
```

Tcl Console Messages Log Reports Design Runs

Flow Navigator

PROJECT MANAGER - FIFO_Memory

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

> Open Elaborated Design

SYNTHESIS

Run Synthesis

> Open Synthesized Design

IMPLEMENTATION

Run Implementation

> Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

> Open Hardware Manager

Sources

Source File Properties

Project Summary x

vio_wrapper_6.v x

top_FIFO.v x

D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srscs/sources_1/new/top_FIFO.v

Q [Icons]

```

36 );
37
38 wire clk_5M, clk_200H, clk_pulse;
39
40 clk_wiz_0 in0
41 (
42     // Clock out ports
43     .clk_out1(clk_5M),      // output clk_out1
44     // Clock in ports
45     .clk_in1(clk_100M));    // input clk_in1
46 // INST_TAG_END ----- End INSTANTIATION Template -----
47
48
49 clk_divider #(.div_value(12499)) in2(.clk_in(clk_5M), .divided_clk(clk_200H));
50 input_pulse in3(.clk_200H(clk_200H), .inp_0(read), .inp_1(write), .input_pulse(clk_pulse))
51
52 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
53 fifo_generator_0 in1 (
54     .clk(clk_pulse),          // input wire clk
55     .srst(reset),             // input wire srst
56     .din(din),                // input wire [3 : 0] din
57     .wr_en(write),            // input wire wr_en
58     .rd_en(read),             // input wire rd_en
59     .dout(dout),              // output wire [3 : 0] dout
60     .full(full),              // output wire full
61     .almost_full(almost_full), // output wire almost_full
62     .empty(empty),            // output wire empty
63     .almost_empty(almost_empty), // output wire almost_empty
64     .data_count(data_count)    // output wire [3 : 0] data_count
65 );
66 // INST_TAG_END ----- End INSTANTIATION Template -----
67
68
69
70 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
71
72 ila_0 in5 (
73     .clk(clk_100M), // input wire clk
74     .probe0(din), // input wire [3:0] probe0
75     .probe1(dout), // input wire [3:0] probe1
76     .probe2(data_count), // input wire [3:0] probe2
77     .probe3(read), // input wire [0:0] probe3
78     .probe4(write), // input wire [0:0] probe4
79     .probe5(reset), // input wire [0:0] probe5

```


FIFO generator:

IP Catalog

Customize IP

FIFO Generator (13.2)

Documentation IP Location Switch to Defaults

Show disabled ports

FIFO_WRITE

full

din[3:0]

wr_en

FIFO_READ

empty

dout[3:0]

rd_en

clk

srst

Component Name

fifo_generator_0

Basic Native Ports Status Flags Data Counts Summary

Read Mode

Standard FIFO

First Word Fall Through

Data Port Parameters

Write Width

4

1,2,3...1024

Write Depth

16

Actual Write Depth: 16

Read Width

4

Read Depth

16

Actual Read Depth: 16

ECC, Output Register and Power Gating Options

ECC

Hard ECC

Single Bit Error Injection

Double Bit Error Injection

ECC Pipeline Reg

Dynamic Power Gating

Output Registers

Embedded Registers

Initialization

Reset Pin

Reset Type

Synchronous Reset

Full Flags Reset Value

0

Dout Reset Value

0

(Hex)

OK Cancel

FIFO_Memory - [D:/IITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Project Summary

Cores

Search: Q: fifo

Name

Vivado R

Allian

On

AXI In

AXI

AXI

AXI

AXI

Embe

AXI

Mem

FIF

Video

AXI

Details

Name:

Version:

Interfaces:

Description:

Status:

License:

Change Log:

Customize IP

FIFO Generator (13.2)

Documentation IP Location Switch to Defaults

Show disabled ports

FIFO_WRITE

FIFO_READ

data_count[3:0]

clk

srst

Component Name

fifo_generator_0

Basic Native Ports Status Flags Data Counts Summary

Optional Flags

Almost Full Flag

Almost Empty Flag

Handshaking Options

Write Port Handshaking

Write Acknowledge

Active High

Overflow

Active High

Read Port Handshaking

Valid Flag

Active High

Underflow Flag

Active High

Programmable Flags

Programmable Full Type

No Programmable Full Threshold

Full Threshold Assert Value

14

[4 - 14]

Full Threshold Negate Value

13

[3 - 13]

Programmable Empty Type

No Programmable Empty Threshold

Empty Threshold Assert Value

2



[2 - 12]

Empty Threshold Negate Value

3

[3 - 13]

OK Cancel



Flow Navigator

PROJECT MANAGER - FIFO_Memory

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

> Open Elaborated Design

SYNTHESIS

Run Synthesis

> Open Synthesized Design

IMPLEMENTATION

Run Implementation

> Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

> Open Hardware Manager

Source File Properties

Sources

x input_pulse.v * x pulse_tb.v x clk_wiz_0.veo x fifo_generator_0.veo x

IITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srscs/sources_1/ip/fifo_generator_0/fifo_generator_0.veo x

Read-only

```

34 // systems, Class III medical devices, nuclear facilities,
35 // applications related to the deployment of airbags, or any
36 // other applications that could lead to death, personal
37 // injury, or severe property or environmental damage
38 // (individually and collectively, "Critical
39 // Applications"). Customer assumes the sole risk and
40 // liability of any use of Xilinx products in Critical
41 // Applications, subject only to applicable laws and
42 // regulations governing limitations on product liability.
43 //
44 // THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
45 // PART OF THIS FILE AT ALL TIMES.
46 //
47 // DO NOT MODIFY THIS FILE.
48
49 // IP VLNV: xilinx.com:ip:fifo_generator:13.2
50 // IP Revision: 4
51
52 // The following must be inserted into your Verilog file for this
53 // core to be instantiated. Change the instance name and port connections
54 // (in parentheses) to your own signal names.
55
56 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
57 fifo_generator_0 your_instance_name (
58     .clk(clk),           // input wire clk
59     .rst(rst),           // input wire rst
60     .din(din),           // input wire [3 : 0] din
61     .wr_en(wr_en),       // input wire wr_en
62     .rd_en(rd_en),       // input wire rd_en
63     .dout(dout),         // output wire [3 : 0] dout
64     .full(full),         // output wire full
65     .almost_full(almost_full), // output wire almost_full
66     .empty(empty),       // output wire empty
67     .almost_empty(almost_empty), // output wire almost_empty
68     .data_count(data_count) // output wire [3 : 0] data_count
69 );
70 // INST_TAG_END ----- End INSTANTIATION Template -----
71
72 // You must compile the wrapper file fifo_generator_0.v when simulating
73 // the core, fifo_generator_0. When compiling the wrapper file, be sure to
74 // reference the Verilog simulation library.
75
76

```

Tcl Console

Messages

Log

Reports

Design Runs

ILA wizard for FIFO:

PROJECT MANAGER - FIFO_Memory

Project Summary

Cores | Interfaces

Search: ila

Name

Vivado Repository

Alliance Partners

Xylon

Multilayer

Debug & Verification

Debug

ILA (Integrated Logic Analyzer)

System ILA

Video & Image Processing

Multilayer Video

Details

Name: ILA (Integrated Logic Analyzer)

Version: 6.2 (Rev. 1.0)

Interfaces: AXI4, AXI4-Lite

Description: The Integrated Logic Analyzer (ILA) core provides a buffer depth of 1024 samples. It requires a clock and a trigger input.

Status: Production

License: Included

Change Log: View Change Log

Vendor: Xilinx, Inc.

Customize IP

ILA (Integrated Logic Analyzer) (6.2)

Documentation | IP Location | Switch to Defaults

☐ Show disabled ports

clk

probe0[3:0]

probe1[3:0]

probe2[3:0]

probe3[0:0]

probe4[0:0]

probe5[0:0]

probe6[0:0]

probe7[0:0]

probe8[0:0]

probe9[0:0]

Component Name: ila_0

To configure more than 64 probe ports use Vivado Tcl Console

General Options

Probe_Ports(0..7)

Probe_Ports(8..9)

Monitor Type

☒ Native ☐ AXI

Number of Probes: 10 [1...1024]

Sample Data Depth: 1024

☒ Same Number of Comparators for All Probe Ports

Number of Comparators: 1

☐ Trigger Out Port

☐ Trigger In Port

Input Pipe Stages: 0

Trigger And Storage Settings

☐ Capture Control

☐ Advanced Trigger

GUI configuration mode is limited to 64 probe ports.

OK

Cancel

FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_5_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

File | Edit | Flow | Tools | Reports | Window | Layout | View | Help | Quick Access

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

PROJECT MANAGER - FIFO_Memory

Customize IP

ILA (Integrated Logic Analyzer) (6.2)

Documentation | IP Location | Switch to Defaults

☐ Show disabled ports

clk

probe0[3:0]

probe1[3:0]

probe2[3:0]

probe3[0:0]

probe4[0:0]

probe5[0:0]

probe6[0:0]

probe7[0:0]

probe8[0:0]

probe9[0:0]

Component Name: ila_0

To configure more than 64 probe ports use Vivado Tcl Console

General Options

Probe_Ports(0..7)

Probe_Ports(8..9)

Probe Port	Probe Width [1..4096]	Number of Comparators	Probe Trigger or Data
PROBE0	4	1	DATA AND TRIGGER
PROBE1	4	1	DATA AND TRIGGER
PROBE2	4	1	DATA AND TRIGGER
PROBE3	1	1	DATA AND TRIGGER
PROBE4	1	1	DATA AND TRIGGER
PROBE5	1	1	DATA AND TRIGGER
PROBE6	1	1	DATA AND TRIGGER
PROBE7	1	1	DATA AND TRIGGER

OK

Cancel

FIFO_Memory - [D:/IITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

FileEditFlowToolsReptsWindowLayoutViewHelpQ- Quick Access

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

PROJECT MANAGER - FIFO_Memory

Project Summary

Cores

Interfaces

Search: Q- ila

Name

Vivado Repository

Alliance Partners

Xylon

Multilayer

Debug & Verification

Debug

ILA (Integrated Logic Analyzer)

System ILA

Video & Image Processing

Multilayer Video

Details

Name: ILA (Integrated Logic Analyzer)

Version: 6.2 (Rev. 1.0)

Interfaces: AXI4, AXI4-Lite

Description: The Integrated Logic Analyzer (ILA) core provides a buffer depth of 1024 words. It requires the target device to have the ILA core.

Status: Production Ready

License: Included

Change Log: View Change Log

Vendor: Xilinx, Inc.

Customize IP

ILA (Integrated Logic Analyzer) (6.2)

DocumentationIP LocationSwitch to Defaults

Show disabled ports

clk

probe0[3:0]

probe1[3:0]

probe2[3:0]

probe3[0:0]

probe4[0:0]

probe5[0:0]

probe6[0:0]

probe7[0:0]

probe8[0:0]

probe9[0:0]

Component Name ila_0

To configure more than 64 probe ports use Vivado Tcl Console

General Options

Probe_Ports(0..7)

Probe_Ports(8..9)

Probe Port	Probe Width [1..4096]	Number of Comparators	Probe Trigger or Data
PROBE8	1	1	DATA AND TRIGGER
PROBE9	1	1	DATA AND TRIGGER

OK

Cancel

Boolean trigger
the ILA core. R

VIO IP Wizard:

FIFO_Memory - [D:/IITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator PROJECT MANAGER - FIFO_Memory

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager


Source File Properties

Project Summary x vio_wrapper_6.v x top_FIFO.v x


D:/IITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/vio_wrapper_6.v

```
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module vio_wrapper_6(
24
25     input clk
26 );
27
28     wire reset, read, write, full, empty, almost_full, almost_empty;
29     wire [3:0] din, dout, data_count;
30
31
32 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
33 vio_0 in0(
34     .clk(clk),           // input wire clk
35     .probe_in0(dout),    // input wire [3 : 0] probe_in0
36     .probe_in1(full),    // input wire [0 : 0] probe_in1
37     .probe_in2(almost_full), // input wire [0 : 0] probe_in2
38     .probe_in3(empty),   // input wire [0 : 0] probe_in3
39     .probe_in4(almost_empty), // input wire [0 : 0] probe_in4
40     .probe_in5(data_count), // input wire [3 : 0] probe_in5
41     .probe_out0(reset),  // output wire [0 : 0] probe_out0
42     .probe_out1(read),   // output wire [0 : 0] probe_out1
43     .probe_out2(write),  // output wire [0 : 0] probe_out2
44     .probe_out3(din)     // output wire [3 : 0] probe_out3
45 );
46 // INST_TAG_END ----- End INSTANTIATION Template -----
47
48 top_FIFO in2(.clk_100M(clk),.reset(reset),.read(read),.write(write),.din(din),.full(full),
49     .empty(empty),.almost_full(almost_full),.almost_empty(almost_empty),
50     .dout(dout),.data_count(data_count));
51
52
53
54 endmodule
55
```


Bitstream generated successfully:



Writing Inputs in FIFO Memory :



FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q Quick Access

write_bitstream Complete

Dashboard

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

Add Configuration Memory Device

HARDWARE MANAGER - 192.168.33.154/xilinx_tcf/Digilent/210183A8AD07A

Hardware Options

Hardware

Hardware Device Properties

vio_wrapper_6.v

top_FIFO.v

hw_ila_1

hw_vios

hw_vio_1

?

—

□

×

Q

≡

⌵

+

—

Name	Value	Acti...	Directi...	VIO
full	[B] 0		Input	hw_vio_1
> din[3:0]	[H] 0		Output	hw_vio_1
read	0		Output	hw_vio_1
reset	[B] 0		Output	hw_vio_1
write	0		Output	hw_vio_1
almost_empty	[B] 1		Input	hw_vio_1
almost_full	[B] 0		Input	hw_vio_1
> data_count[3:0]	[H] 0		Input	hw_vio_1
> dout[3:0]	[H] 0		Input	hw_vio_1
empty	[B] 1		Input	hw_vio_1

Tcl Console

Messages

Serial I/O Links

Serial I/O Scans

FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q- Quick Access

write_bitstream Complete

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

Add Configuration Memory Device

HARDWARE MANAGER - 192.168.33.154/xilinx_tcf/Digilent/210183A8AD07A

vio_wrapper_6.v

top_FIFO.v

hw_ila_1

hw_vios

hw_vio_1

Q

≡

⬇

+

-

Name	Value	Acti...	Directi...	VIO
full	[B] 0		Input	hw_vio_1
> din[3:0]	[H] 5		Output	hw_vio_1
read	0		Output	hw_vio_1
reset	[B] 0		Output	hw_vio_1
write	1		Output	hw_vio_1
almost_empty	[B] 1		Input	hw_vio_1
almost_full	[B] 0		Input	hw_vio_1
> data_count[3:0]	[H] 1		Input	hw_vio_1
> dout[3:0]	[H] 0		Input	hw_vio_1
empty	[B] 0		Input	hw_vio_1

Tcl Console

Messages

Serial I/O Links

Serial I/O Scans

Debug Probe: write

FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelp

Q- Quick Access

write_bitstream Complete

Dashboard

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Open Target

Program Device

Add Configuration Memory Device

HARDWARE MANAGER - 192.168.33.154/xilinx_tcf/Digilent/210183A8AD07A

vio_wrapper_6.v

top_FIFO.v

hw_ila_1

hw_vios

hw_vio_1

Dashboard Options

Name	Value	Acti...	Directi...	VIO
full	[B] 0		Input	hw_vio_1
> din[3:0]	[H] 8		Output	hw_vio_1
read	0		Output	hw_vio_1
reset	[B] 0		Output	hw_vio_1
write	1		Output	hw_vio_1
almost_empty	[B] 0		Input	hw_vio_1
almost_full	[B] 0		Input	hw_vio_1
> data_count[3:0]	[H] 4		Input	hw_vio_1
> dout[3:0]	[H] 0		Input	hw_vio_1
empty	[B] 0		Input	hw_vio_1

Tcl Console

Messages

Serial I/O Links

Serial I/O Scans

reading outputs from memory in FIFO format :

FIFO_Memory - [D:/IIITD/ELD_LABs/LAB_6_ROM/FIFO_Memory/FIFO_Memory.xpr] - Vivado 2019.1

FileEditFlowToolsReportsWindowLayoutViewHelpQ Quick Accesswrite_bitstream Complete ✓Default Layout

Flow NavigatorHARDWARE MANAGER - 192.168.33.154/xilinx_tcf/Digilent/210183A8AD07A

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
 - Open Target
 - Program Device
 - Add Configuration Memory Device

SourcesHardwareDebug Probe Properties

Dashboard Options

vio_wrapper_6.vtop_FIFO.vhw_ila_1hw_vios


hw_vio_1

Name	Value	Acti...	Directi...	VIO
full	[B] 0		Input	hw_vio_1
> din[3:0]	[H] 8		Output	hw_vio_1
read	1		Output	hw_vio_1
reset	[B] 0		Output	hw_vio_1
write	0		Output	hw_vio_1
almost_empty	[B] 0		Input	hw_vio_1
almost_full	[B] 0		Input	hw_vio_1
> data_count[3:0]	[H] 3		Input	hw_vio_1
> dout[3:0]	[H] 5		Input	hw_vio_1
empty	[B] 0		Input	hw_vio_1

Tcl ConsoleMessagesSerial I/O LinksSerial I/O Scans

Debug Probe: read

ILA results :



Conclusion:

Successfully designed and implemented BROM and FIFO memory.