

# INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

## Department of Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab\_5: Design and implement a GCD Module

**Mohammad Shariq** 

2020220 25-10-2021


#### **OBJECTIVE:**

• GCD code implementation on Vivado

### **Theory:**

**GCD Explanation :** GCD stands for Greater common divisor. Example : GCD(12,8), GCD(35,49) = 7


GCD calculation is done by subtracting larger numbers with smaller ones and replacing the larger number with the result of subtraction. Repeat this and stop when both the numbers become equal.




Data Path: Data Processing and operations are done here

**Control Path:** Gives the control logic signals and makes the Data Path do the tasks needed. The control path is the FSM.


- We have the registers for both inputs and outputs in the code. They are declared as xreg, yreg and greg. The former two are 3 bits wide, and the latter are one bit wide.
- 2. Connection of the register is given to the logical and arithmetic operations.
- 3. Following is the block diagram of the code that we are going to implement in Verilog.



4. To decide the values of xld, yld, clk, clr and gld, we will also make a control unit.





- 5. The above figure shows the overall control and data transfer
  - a. When go is one then data xin and yin will be loaded into the data path
  - b. If x=y then the controller makes the gld = 1 and x passed to the output
  - c. if  $x \le y$  then y = y x will be loaded to the yreg and the other way around for the condition of  $x \ge y$
- 6. Following is the FSM that we will be implementing for the GCD controller block:-




#### **Observations:**


#### programme for the functionality of GCD






#### program for GCD\_datapath







#### program for MUX




#### program for Register



## Testbench for GCD








anegedge is for delay purpose

## Results for automated testbench:



## **Conclusion:**

GCD\_ module has been implemented successfully on vivado.