



***INDRAPRASTHA INSTITUTE of  
INFORMATION TECHNOLOGY  
DELHI***

**Department  
of  
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

**Lab\_2:** Design and Implement 3-bit Full Adder  
and 3x3 Binary Multiplier  
and test both on Basys3 Board using VIO IP

**Mohammad Shariq**

2020220

04-10-2021

---

## OBJECTIVE:


- Design and implement a 3-bit full adder and verify its functionality.
- Implement a 3x3 binary multiplier using the full adder and verify its functionality.
- Test the functionality of both on the Basys3 Board using VIO IP (remote access).

## Theory:

- *Full Adder*

### 1. 3-bit Full Adder Implementation:

It is a combinational circuit used for three bits addition. The block diagram and truth table are shown below:



Truth Table

The expressions for Sum and Carry Output are as follows:

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = (A \cdot B) + (B \cdot C) + (A \cdot C)$$





Fig: 1 Gate Level Circuit Diagram of Full Adder

To implement the 3-bit Full Adder, three full adders are connected in cascade as shown in the circuit diagram in Fig:2




**Fig 2: Circuit diagram for 3-bit adder using Full Adders**

- *3x3 Binary Multiplier :*

Multiplication is a very common operation in digital systems. For that reason, custom-designed multipliers are often used. The goal of this lab is to make you familiar with the design and implementation of such a multiplier. Multiplication of a 3-bit number  $B(2:0)$  by a 3-bit number  $A(2:0)$  can be illustrated as follows.

			A2	A1	A0
		X	B2	B1	B0
			A2B0	A1B0	A0B0
		A2B1	A1B1	A0B1	
+	A2B2	A1B2	A0B2		
Sum5	Sum4	Sum3	Sum2	Sum1	Sum0

**Implementation using Full Adder:** The circuit diagram for the implementation of 3X3 Multiplier is given below:



## Observations:

- *For 3-bit Full Adder*

*programme for functionality of full adder*

```

21
22
23 module full_adder(
24     input A,
25     input B,
26     input C,
27     output Sum,
28     output Carry
29 );
30 assign Sum=A^B^C;
31 assign Carry=((A^B)&C) | (A&B);
32 endmodule
33

```


## *programme for functionality of 3-bit full adder*

```
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module top_adder(
24     input [2:0] A,
25     input [2:0] B,
26     output [3:0] Sum
27 );
28     wire c1,c2;
29     full_adder in1(.A(A[0]),.B(B[0]),.C(1'b0),.Sum(Sum[0]),.Carry(c1));
30     full_adder in2(.A(A[1]),.B(B[1]),.C(c1),.Sum(Sum[1]),.Carry(c2));
31     full_adder in3(.A(A[2]),.B(B[2]),.C(c2),.Sum(Sum[2]),.Carry(Sum[3]));
32 endmodule
33
```

## *Testbench for 3-bit full adder*

```
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module tb_fa(
24
25 );
26     reg [2:0] A,B;
27     wire [3:0] Sum;
28
29     top_adder tb1(.A(A),.B(B),.Sum(Sum));
30
31     initial
32     begin
33         A=3'b000;
34         B=3'b000;
35     end
36
37     initial
38     begin
39         #5 A=3'b100;B=3'b110;
40         #5 A=3'b111;B=3'b111;
41         #5 A=3'b101;B=3'b101;
42         #5 A=3'b011;B=3'b111;
43     end
44 endmodule
45
```

## Results for testbench



## Constraints for the implementation and VIO module programme

```
Project Summary x vio_wrapper.v x full_adder.v x top_adder.v x const.xdc x
D:/IIITD/ELD_LABs/Lab_2_Multiplier/FullAdder_TopAdder_Multiplier/FullAdder_TopAdder_Multiplier.srscs/constrs_1/new/const.xdc

1  ### This file is a general .xdc for the Basys3 rev B board
2  ### To use it in a project:
3  ### - uncomment the lines corresponding to used pins
4  ### - rename the used ports (in each line, after get_ports) according to the top level signal names
5
6  ## Clock signal
7  set_property PACKAGE_PIN W5 [get_ports clk]
8      set_property IOSTANDARD LVCMOS33 [get_ports clk]
9      create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
10
11 ## Switches
12 #set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
13 # set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
14 #set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
15 # set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
16 ##set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
17 # set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
18 ##set property PACKAGE_PIN W17 [get_ports {sw[3]}]
```

```

10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module vio_wrapper(
24     input clk
25 );
26     wire [2:0] A,B;
27     wire [3:0] Sum;
28     vio_0 vin1 (
29         .clk(clk),
30         .probe_in0(Sum),
31         .probe_out0(A),
32         .probe_out1(B)
33     );
34
35     top_adder in4(.A(A),.B(B),.Sum(Sum));
36 endmodule
37

```

***The Screenshots for how to generate BitStream and connect to the Basys3 board using VIO IP for 3 bit full adder are already given in the LAB handout.***

- ***For 3x3 Multiplier  
functionality Program for 3x3 multiplier:***

```

/////////////////////////////////////////////////////////////////

module Multiplier_3x3 (
    input [2:0] A,
    input [2:0] B,
    output [5:0] Sum
);
    wire c1,c2,c3,c4,c5; //input carry
    wire s1,s2; // sum outputs of an adder as inputs for another adder

    assign Sum[0]= A[0] & B[0];

    full_adder in1(.A(A[0] & B[1]),.B(B[0] & A[1]),.C(1'b0),.Sum(Sum[1]),.Carry(c1));

    full_adder in2(.A(A[2] & B[0]),.B(B[1] & A[1]),.C(c1),.Sum(s1),.Carry(c2));

    full_adder in3(.A(A[2] & B[1]),.B(1'b0),.C(c2),.Sum(s2),.Carry(c3));




    full_adder in4(.A(A[0] & B[2]),.B(s1),.C(1'b0),.Sum(Sum[2]),.Carry(c4));

    full_adder in5(.A(A[1] & B[2]),.B(s2),.C(c4),.Sum(Sum[3]),.Carry(c5));

    full_adder in6(.A(A[2] & B[2]),.B(c3),.C(c5),.Sum(Sum[4]),.Carry(Sum[5]));
endmodule

```

### Results for manual Inputs :





Code for test bench:


PROJECT MANAGER - Multiplier

Project Summary x Multiplier3x3.v x tb\_multiplier.v x




D:\IITD\ELD\_LABs\Lab\_2\_Multiplier\Multiplier\Multiplier.srcs\sim\_1\new\tb\_multiplier.v



14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 //////////////////////////////////////  
21  
22  
23 module tb\_multiplier(  
24 );  
25  
26 reg [2:0] A,B ;  
27 wire [5:0] MulOp ;  
28  
29 Multiplier3x3 tb1(.A(A) ,.B(B) ,.Sum(MulOp));  
30 initial  
31 begin  
32 A=3'b000;  
33 B=3'b000;  
34 end  
35  
36 initial  
37 begin  
38 #5 A=3'b100; B=3'b110;  
39 #5 A=3'b111; B=3'b111;  
40 #5 A=3'b101; B=3'b101;  
41 #5 A=3'b011; B=3'b111;  
42 end  
43  
44 endmodule  
45

Results for Automated Testbench :





## VIO Settings:





## BitStream Generated Successfully:



## Testing on BASYS3 Board using VIO IP

The screenshot shows the Xilinx Vivado IDE interface. On the left, the 'Hardware Manager' pane displays the hardware configuration for the target device (Digilent/210183A8AD07A). The hardware list includes the target device (192.168.33.154), the Xilinx\_tcf/Digilent/210183A8AD07A, the xc7a35t\_0 (2), the XADC (System Monitor), and the hw\_vio\_1 (vin2) which is in an 'OK' state. Below this, the 'Debug Probe Properties' pane shows the configuration for the 'MulOp[5:0]' probe, with Source: NETLIST, Type: VIO\_INPUT, and Width: 6.

The main window displays the 'hw\_vio\_1' dashboard, which shows the status of the VIO IP. The dashboard includes a table with the following data:

Name	Value	Activity	Direction	VIO
A[2:0]	[H] 7		Output	hw_vio_1
B[2:0]	[H] 7		Output	hw_vio_1
MulOp[5:0]	[U] 49		Input	hw_vio_1

This screenshot shows the 'hw\_vio\_1' dashboard with updated values. The table now displays the following data:

Name	Value	Activity	Direction	VIO
A[2:0]	[H] 6		Output	hw_vio_1
B[2:0]	[H] 7		Output	hw_vio_1
MulOp[5:0]	[U] 42		Input	hw_vio_1

## Conclusion:

Successfully tested functionality of 3-bit Full adder and 3x3 binary Multiplier on BASYS3 board using VIO IP, (Remote Access).