



***INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI***

**Department
of
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_1: Vivado Design Flow Using 4:2 Encoder



Mohammad Shariq
2020220
24-09-2021

Objective: To implement 4:2 Encoder and verify the functionality


Design FLOW:



Theory:





Observations:



- Since we know that keyword **input** in verilog which is a **reg** data type and output data type is shown via **output** keyword which is a **wire** data type.
- In the above Verilog code we designed a 4x2 encoder in the module **enc_4x2** declared variable **E_input** for taking input from users manually or automated. Similarly we declared a variable **E_output** for showing our output.

For Manual Input:





We manually input our data by forcing constants in the verilog code in the simulation and running the simulation for a period of time.

For Testbench:


- We can manually give inputs for testing for a short data, but for a large data we like to automate it using a testbench file.
- for the above verilog code we created a testbench file in the simulation folder using add sources and tested our verilog code for inputs 0001, 0010, 0100, 1000 after creating a *instance* for *enc_4x2* source code module after creating a *tb_encode42* module in our testbench file.

The screenshot shows the Vivado 2019.1 interface during a behavioral simulation. The 'Flow Navigator' on the left highlights the 'SIMULATION' section. The main window displays the 'SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_encode42'. The scope shows the testbench code for 'tb_encode42.v'.

```

// Create Date: 26.08.2021 17:53:05
// Design Name:
// Module Name: tb_encode42
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////
module tb_encode42(
);
    wire[1:0] E_output;
    reg[3:0] E_input;
    enc_4x2 instance_1(.E_input(E_input), .E_output(E_output));
    initial
    begin
        E_input = 4'b0001;
        # 5 E_input = 4'b0010;
        # 5 E_input = 4'b0100;
        # 5 E_input = 4'b1000;
    end
endmodule

```



Conclusion:

- In the manual input testing when we force constant 0001 we get output as 00 and for 0010 we get 01 which satisfies the conditions according to the truth table above and our logic expression.
- In the automated testing we get outputs 00,01,10,11 for 0001,0010,0100,1000 respectively which satisfies the conditions of our logical expression and truth-table.