

Department of Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_8

Mohammad Shariq

2020220

20-11-2021

OBJECTIVE:

Tasks to be done in this Lab:

- 1. Create block design in Vivado using the IP Integrator and configure the Zynq IP according to our needs.
- **2.** Create a Hello World application in Xilinx SDK for the ARM processor and learn how to display different kinds of data and take user input using JTAG Terminal.
- 3. Write a C application to compute the following expression.

$$X/T + SQRT(2*LogN/T)$$


4. Write a C application to compute 8-point FFT.

Topics to explore:

- 1) Vivado's IP Integrator
- 2) Zynq Architecture
- 3) SDK design flow
- 4) JTAG terminal
- 5) Integer and floating point number handling
- 6) 8-point FFT

Theory:


In this part, we will learn how to use IP Integrator to create a processing system-based design consisting of ARM cortex A9 cores. An abstract view of the Zynq architecture is given below. We will need the DDR3 controller for external DDR3 memory. As we are accessing the Zybo board remotely, we will be using the JTAG terminal instead of UART for the STDIN and STDOUT.



Part-4:

• 8-point FFT

- Create a new application project name FFT and modify the BSP settings as we did in Part-2.
- 2. Given below is the flow diagram of 8-point FFT





$$W_N^0 = 1$$
, $W_N^1 = (1-j)/\sqrt{2}$, $W_N^2 = -j$, $W_N^3 = -(1+j)/\sqrt{2}$


3. Write the following code for 8-point FFT.


Observations:

ZYNQ_processing_System_Block_Design:














Validate the design, generate output product, and create HDL wrapper. DO NOT ever miss these steps.



















Auto_Generated_HDL_Wrapper





















Launched_SDK_and_we seeauto-decompressed_.hdl_file_that we exported earlier





writing hello_world program in C



















running program in debug mode















opening JTAG terminal and resuming our program







Writing a C application to compute the following expression. X/T + SQRT(2*LogN/T)











```
ZYNQ.sdk - C/C++ - FFT8/src/helloworld.c - Xilinx SDK
File Edit Navigate Search Project Run Xilinx Window Help
₽ 🖟 helloworld.c 🛭 🎬 Disassembly 🖟 _exit.c 🛅 FFT8.elf
b
      ⊕ * Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved. [
Ð
      ⊕ /*
        ^{st} helloworld.c: simple test application
ö
        \ensuremath{^*} This application configures UART 16550 to baud rate 9600.
        * PS7 UART (Zyng) is not initialized by this application, since
        * bootrom/bsp configures it to baud rate 115200
        * | UART TYPE BAUD RATE
        * uartns550 9600
        * uartlite Configurable only in HW design

* ps7_uart 115200 (configured by bootcom/bsp)
       #include <stdio.h>
       #include <stdlib.h>
       #include <complex.h>
       # define N 8
       const int rev8[N] = {0,4,2,6,1,5,3,7};
       const float complex W[N/2] = { 1-0*I, 0.7071067811865476 - 0.707106781165475*I, 0.0-1*I, -0.7071067811865475-0.7071067811865476*I };
      ovoid bitreverse(float complex dataIn[N], float complex dataOut[N]) =
               bit_reversal: for (int i=0; i<N; i++)
                  dataOut[i]= dataIn[rev8[i]];
      ovoid FFT_Stages(float complex FFT_Input[N], float complex FFT_Output[N])
           float complex temp1[N], temp2[N];
           stage1: for(int i=0; i<N; i=i+2)
               temp1[i]= FFT_Input[i]+FFT_Input[i+1];
               temp1[i+1]=FFT_Input[i]-FFT_Input[i+1];
           stage2: for(int i=0 ; i<N ;i=i+4)</pre>
               for(int j=0 ; j<2 ; ++j)</pre>
                   temp2[i+j]=temp1[i+j]+W[2*j]*temp1[i+j+2];
                  temp2[i+j+2]= temp1[i+j]- W[2*j]*temp1[i+j+2];
           stage3: for (int i=0; i < N/2; i++)
```

```
ZYNQ.sdk - C/C++ - FFT8/src/helloworld.c - Xilinx SDK
File Edit Navigate Search Project Run Xilinx Window Help
[ 🗂 ▼ 🖟 🖟 🔞 🔞 ▼ 🦠 ▼ 🔝 🔌 🔽 🔠 🙋 🚮 🌾 ▼ 🔘 ▼ 🚀 ▼ 📝 🏷 🗘 ▼ 🖒 ▼
₽ 🖟 helloworld.c 🛭 🎫 Disassembly
                                   .c _exit.c
                                                FFT8.elf
6
                bit_reversal: for (int i=0 ; i<N ; i++)</pre>
8
                    dataOut[i]= dataIn[rev8[i]];
ö
      ovoid FFT_Stages(float complex FFT_Input[N], float complex FFT_Output[N])
            float complex temp1[N], temp2[N];
            stage1: for(int i=0; i<N; i=i+2)
                temp1[i]= FFT_Input[i]+FFT_Input[i+1];
                temp1[i+1]=FFT_Input[i]-FFT_Input[i+1];
            }
            stage2: for(int i=0 ; i<N ;i=i+4)</pre>
                for(int j=0; j<2; ++j)
                    temp2[i+j]=temp1[i+j]+W[2*j]*temp1[i+j+2];
                    temp2[i+j+2] = temp1[i+j] - W[2*j]*temp1[i+j+2];
            }
            stage3: for (int i=0 ; i < N/2 ; i++)
                FFT_Output[i]= temp2[i] + W[i]*temp2[i+4];
                FFT_Output[i+4]= temp2[i]- W[i]*temp2[i+4];
        }
      ⊖ int main()
            const float complex FFT Input[N] = {11+23*I, 32+10*I, 91+94*I, 15+69*I, 47+96*I, 44+12*I, 96+17*I, 49+58*I};
            float complex FFT_Output[N];
            float complex FFT_rev[N];
            bitreverse(FFT_Input, FFT_rev);
            FFT_Stages(FFT_rev, FFT_Output);
            printf("\nPrinting FFT input\r\n");
            for (int i=0; i<N; i++)
            {
                printf("%f %f \n", crealf(FFT_Input[i]),cimagf(FFT_Input[i]));
            }
            printf("\nPrinting FFT Output \r\n");
            for(int i =0; i<N ; i++)
                printf("%f %f \n", crealf(FFT_Output[i]), cimagf(FFT_Output[i]));
        }
```

.elf files of the program in Debug folder (similar to byte code of java program)





Conclusion:

Successfully created block design in Vivado using the IP Integrator and configure the Zynq IP according to our needs and wrote C programs for Standalone system and seen output using JTAG terminal.