

# Department of Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab\_9

**Mohammad Shariq** 

2020220

29-11-2021

#### **OBJECTIVE:**


#### Tasks to be done in this Lab:

- 1) use the BRAM IP and create a ZYNQ block design to write and read data using BRAM through a driver code
- 2) Add ILA IP in the design to see the output waveforms and see the various handshakes taking pllace.


#### **Observations:**

### ZYNQ\_processing\_System\_Block\_Design:


#### for Part 1:





for part 2:




### ### Validate the design, generate output product, and create HDL wrapper. DO NOT ever miss these steps.










### ### Auto\_Generated\_HDL\_Wrapper









## ## Launching SDK and program in C and changing STD IN/OUT in BSP settings





```
IO_BRAM_ILA.sdk - C/C++ - Bram_On_SDK/src/helloworld.c - Xilinx SDK
File Edit Navigate Search Project Run Xilinx Window Help
₽ 🔓 system.hdf 🖟 system.mss 🔯 *helloworld.c 🛭
      * Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
ē
         * helloworld.c: simple test application
ö
         ^{\ast} This application configures UART 16550 to baud rate 9600.
         * PS7 UART (Zyng) is not initialized by this application, since
          bootrom/bsp configures it to baud rate 115200
        * | UART TYPE BAUD RATE
         *
         * uartns550 9600
           uartlite Configurable only in HW design ps7_uart 115200 (configured by bootrom/bsp)
       #include <stdio.h>
       #include "platform.h"
#include "xil_printf.h"
       #include "xiapamameters.h" // Hold information of the address of various MMIO
#include "xil_io.h" // Stores driver level code of input and output to and from the BRAM
      ⊖int main()
            init_platform(); // Initializing the platform
            int \ data_in[] = \{4,9,16,8,36,49,81,100,121\}; // Creating our test array values to send to PL
            int init_addr= XPAR_BRAM_CTRL_SAXI_BASEADDR; // setting the base address , taken from the xparameters header file
            int index=3; // choosing the INDEX for the output
            int read_addr= XPAR_BRAM_CTRL_S_AXI_BASEADDR + (8*index); // creating the address to read from
            int data_out; //making a temporary variable to store data
            for(int i=0; i<10;i++)
               Xil Out32(init addr,data in[i]); // looping over all elements and sending the data to the BRAM CTRL over AXILITE
               init_addr = int_addr + 8; // calculating the next address to send the data
            print("********Writing DATA to BRAM Done********\n\r");
            data_out = Xil_In32(read_addr); // Reading from the Address we specified earlier
           Print("*****Reading DATA from BRAM Started******\n\r"); //Adding a breakPoint here to check the values of the data_out variable
            cleanup_platform();
            return 0;
```






### ## running program in debug mode








# Set the breakpoints properly and when we resume the program we will see the output.



## Now. Adding the System ILA IP in the design block we created earlier And setting the port with. And number of probes.










After validating, Automation, And creating the HDL wrapper. We will again follow the previous steps. And. Create a trigger in the ILA. Window in through hardware manager. And see the waveform. And the handshake of the Transactions that were made in the Program.

### Output-put ILA:







### **Conclusion:**

Successfully created block design in Vivado using the BRAM AND ILA IP Integrator and configure the Zynq IP according to our needs and wrote C programs for Standalone system and seen the waveform output using ILA window