



***INDRAPRASTHA INSTITUTE of  
INFORMATION TECHNOLOGY  
DELHI***

**Department  
of  
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

**Lab\_3:** Design and Implement 8-bit Counter  
operating at a frequency of 1 Hz

**Mohammad Shariq**

2020220

12-10-2021

---

## OBJECTIVE:

1. Design and implement an 8-bit counter operating at a frequency of 1 Hz and verify its functionality.
2. Get familiar with Clocking Wizard IP and design a frequency divider capable of dividing the given frequency into the desired frequency.
3. Test the functionality of Counter on the Basys3 Board (remote access) using VIO and ILA IP.


## Theory:

- *8-bit counter*

*A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relation to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines. Each pulse applied to the clock input increments or decrements the number in the counter.*


*A counter circuit is usually constructed of a number of flip-flops connected in cascade. Counters are a very widely used component in digital circuits, and are manufactured as separate integrated circuits and also incorporated as parts of larger integrated circuits.(src.wiki)*

2. The Counter is a sequential circuit. The block diagram of a sequential circuit is shown below:



To synthesize a clock of lower frequencies from the input clock frequency of 100 Mhz, we can make use of Clocking IP.

**Note:** The minimum clock frequency that can be synthesized from Clock IP is 4.7 MHz. So we will first synthesize a clock of 5MHz frequency from Clock IP and then feed it to the clock divider to make a clock of 1Hz frequency.



1. Open the IP Catalog and search for Clocking Wizard IP. Double click on it.

## Observations:

*programme for functionality of 8-bit counter*

D:/IIITD/ELD\_LABs/LAB\_3\_Counter/Counter/Counter.srcs/sources\_1/new/top\_counter.v

```
20 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module top_counter(
24     input clk_100M,        // Clock from FPGA itself
25     input reset,
26     output [7:0] count
27 );
28
29
30     wire clk_5M ,clk_1H;
31
32     clk_wiz_0 clk_IN0(
33         // Clock out ports
34         .clk_out1(clk_5M),        // output clk_out1
35         // Clock in ports
36         .clk_in1(clk_100M)        // input clk_in1
37     );
38
39     clk_divider #(div_value(2499999)) clk_div_IN0(.clk_in(clk_5M),.divided_clk(clk_1H));
40
41     counter_8bit count_IN0(.counter_clk(clk_1H),.reset(reset),.count(count));
42
43     ila_3 ila_IN0(
44         .clk(clk_100M), // input wire clk
45
46         .probe0(clk_1H), // input wire [0:0] probe0
47         .probe1(reset), // input wire [0:0] probe1
48         .probe2(count) // input wire [7:0] probe2
49     );
50 );
51 endmodule
52
```

## Testbench for 8-bit Counter

PROJECT MANAGER - Counter

Sources



Source File Properties

counter\_tb.v \* x vio\_0.v eo x vio\_wrapper3.v \* x IP Catalog x ila\_3.v eo x const3.xdc \* ◀ ▶ ≡ ?


D:/IIITD/ELD\_LABs/LAB\_3\_Counter/Counter/Counter.srscs/sim\_1/new/counter\_tb.v

17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 //////////////////////////////////////  
21  
22  
23 module counter\_tb(  
24  
25 );  
26  
27 reg clk,reset; //defining variables  
28 wire [7:0] count;  
29 counter\_8bit tb1(.counter\_clk(clk),.reset(reset),.count(count)); // instantiate  
30  
31 initial //initialize variables  
32 begin  
33 clk=1'b0;  
34 reset=1'b1;  
35 end  
36  
37 initial //change stimulus  
38 begin  
39 #5 reset=1'b0;  
40 #50 reset =1'b1;  
41 #5 reset=1'b1;  
42  
43 end  
44  
45 always #5 clk= ~clk; // clock with time period of 10ns  
46  
47 endmodule  
48


Results for automated testbench:



# Constraints for the implementation and VIO module programme



## VIO Wrapper Settings:





GER

plates

esign

sign

k Design

ed Design

zed Design

tation

ented Design

Sources

Source File Properties

Project Summary x counter\_8bit.v x top\_counter.v \* x clk\_wiz\_0.veo x clk\_divider.v x coun


D:/IIITD/ELD\_LABs/LAB\_3\_Counter/Counter/Counter.srcs/sources\_1/new/vio\_wrapper3.v


          




```
7 // Design Name:
8 // Module Name: vio_wrapper3
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module vio_wrapper3(
24     input clk
25 );
26
27     wire [7:0] count;
28     wire reset;
29
30     vio_0 vio_3(
31         .clk(clk),           // input wire clk
32         .probe_in0(count),   // input wire [7 : 0] probe_in0
33         .probe_out0(reset)   // output wire [0 : 0] probe_out0
34     );
35
36     top_counter in1(.clk_100M(clk),.reset(reset),.count(count));
37 endmodule
38
```



## ILA Settings:

 Customize IP ✕

**ILA (Integrated Logic Analyzer) (6.2)** 

 Documentation  IP Location  Switch to Defaults

☐ Show disabled ports

clk

probe0[0:0]

probe1[0:0]

probe2[0:0]

Component Name

To configure more than 64 probe ports use Vivado Tcl Console

**General Options**

**Probe\_Ports(0..2)**

**Monitor Type**

☒ Native ☐ AXI

Number of Probes  [1...1024]

Sample Data Depth

☒ Same Number of Comparators for All Probe Ports

Number of Comparators

☐ Trigger Out Port

☐ Trigger In Port

Input Pipe Stages

**Trigger And Storage Settings**

☐ Capture Control

☐ Advanced Trigger

**GUI configuration mode is limited to 64 probe ports.**

OK

Cancel

PROGRAM AND DEBUG

Tcl Console


Messages

Log

Reports

Design Runs

## ILA instantiation template:




The screenshot shows the Vivado 2019.1 Project Manager interface. The title bar indicates the project is 'Counter' located at 'D:/IIITD/ELD\_LABs/LAB\_3\_Counter/Counter/Counter.xpr'. The menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, and Help. A toolbar with various icons is visible below the menu. The 'PROJECT MANAGER - Counter' pane shows a list of source files: r\_tb.v \*, vio\_0.veo, vio\_wrapper3.v \*, IP Catalog, ila\_3.veo, and const3.xdc \*. The 'ila\_3.veo' file is selected and its content is displayed in the main editor. The editor has a toolbar with icons for search, save, undo, redo, cut, copy, paste, delete, comment, and help. The code in the editor is a Verilog instantiation template for the ILA core. It includes a copyright notice, a disclaimer, and instructions for instantiation. The template defines the instance name 'ila\_3 your\_instance\_name' and its ports: 'clk' (input wire), 'probe0' (input wire [0:0]), 'probe1' (input wire [0:0]), and 'probe2' (input wire [7:0]). The code is commented with instructions to compile the wrapper file and reference the Verilog simulation library.

```
d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/ila_3_1/ila_3.veo

40 // liability of any use of Xilinx products in Critical
41 // Applications, subject only to applicable laws and
42 // regulations governing limitations on product liability.
43 //
44 // THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
45 // PART OF THIS FILE AT ALL TIMES.
46 //
47 // DO NOT MODIFY THIS FILE.
48
49
50 // The following must be inserted into your Verilog file for this
51 // core to be instantiated. Change the instance name and port connections
52 // (in parentheses) to your own signal names.
53
54 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
55
56 ila_3 your_instance_name (
57     .clk(clk), // input wire clk
58
59
60     .probe0(probe0), // input wire [0:0] probe0
61     .probe1(probe1), // input wire [0:0] probe1
62     .probe2(probe2) // input wire [7:0] probe2
63 );
64
65 // INST_TAG_END ----- End INSTANTIATION Template -----
66
67 // You must compile the wrapper file ila_3 when simulating
68 // the core, ila_3. When compiling the wrapper file, be sure to
69 // reference the Verilog simulation library.
```

## *BitStream Generated Successfully:*



FileEditFlowToolsReportsWindowLayoutViewHelp

write\_bitstream Complete

DashboardDefault Layout

Flow Navigator

HARDWARE MANAGER - unconnected

No hardware target is open. [Open target](#)

IP INTEGRATOR

Open New Hardware Target

### Hardware Server Settings

Select local or remote hardware server, then configure the host name and port settings. Use Local server if the target is attached to the local machine; otherwise, use Remote server.

Connect to:

Remote server (target is on remote machine)

Remote Server

Host name:

192.168.33.152

Port:

3121

[default is 3121]

Click Next to launch and/or connect to the hw\_server (port 3121) application on the remote machine '192.168.33.152'.

?

< Back

Next >

Finish

Cancel

Open Hardware Manager

Open Target

Run output will be captured here: D:/IIITD/ELD\_LABs/LAB\_3\_Counte

open\_hw

Testing on BASYS3 Board using VIO IP

hw_vio_1				
Name	Value	Activity	Direction	VIO
> count[7:0]	[U] 23	↕	Input	hw_vio_1
reset	0		Output	hw_vio_1

FileEditFlowToolsReprtsWindowLayoutViewHelpQuick Access

Dashboard

Flow Navigator

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

HARDWARE MANAGER - 192.168.33.163/xilinx\_tcf/Digilent/210183A8A740A

Hardware

Name	Status
xilinx_ila_1 (in1/ila_IN0)	Open
xc7a35t_0 (3)	Programmed
XADC (System Monit	
hw_ila_1 (in1/ila_IN0)	Idle
hw_vio_1 (vio_3)	OK - Outputs Reset

Debug Probe Properties

reset

Source: NETLIST


hw\_ila\_1 x hw\_vios

hw\_vio\_1


Name	Value	Activity	Direction	VIO
> count[7:0]	[U] 41	↕	Input	hw_vio_1
reset	0		Output	hw_vio_1

De-assert the reset, and you can see the Counter incrementing from 0 to 255 and back to 0.

Testing On ILA:



showing waveform by ILA after 9 counts.



*ILA shows a waveform of clk after 15 counts which are automated with a don't care trigger and ILA was set up to stop at 15 counts.*

## **Conclusion:**

Successfully tested functionality of 8-bit Counter on BASYS3 board using VIO IP and ILA (Remote Access).