

INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

Department of Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_2: Design and Implement 3-bit Full Adder and 3x3 Binary Multiplier and test both on Basys3 Board using VIO IP

Mohammad Shariq

2020220 04-10-2021

OBJECTIVE:


- Design and implement a 3-bit full adder and verify its functionality.
- Implement a 3x3 binary multiplier using the full adder and verify its functionality.
- Test the functionality of both on the Basys3 Board using VIO IP (remote access).

Theory:

• Full Adder

1. 3-bit Full Adder Implementation:

It is a combinational circuit used for three bits addition. The block diagram and truth table are shown below:



Truth Table

The expressions for Sum and Carry Output are as follows: Sum= A^B^C Carry=(A^B).C + AB




Fig: 1 Gate Level Circuit Diagram of Full Adder

To implement the 3-bit Full Adder, three full adders are connected in cascade as shown in the circuit diagram in Fig:2





Fig 2: Circuit diagram for 3-bit adder using Full Adders

• 3x3 Binary Multiplier:

Multiplication is a very common operation in digital systems. For that reason, custom-designed multipliers are often used. The goal of this lab is to make you familiar with the design and implementation of such a multiplier. Multiplication of a 3-bit number B(2:0) by a 3-bit number A(2:0) can be illustrated as follows.

Implementation using Full Adder: The circuit diagram for the implementation of 3X3 Multiplier is given below:



Observations:

• For 3-bit Full Adder

programme for functionality of full adder

```
41
22
23 module full adder(
24
         input A,
25
         input B,
26
         input C,
27
         output Sum,
28
         output Carry
29
         );
30
         assign Sum=A^B^C;
31
         assign Carry=((A^B)&C)|(A&B);
32 🖨 endmodule
33
```


programme for functionality of 3-bit full adder

```
// Dependencies:
15
   //
   // Revision:
17
  // Revision 0.01 - File Created
   // Additional Comments:
19
21
22
23 module top adder (
24
       input [2:0] A,
25
       input [2:0] B,
26
       output [3:0]Sum
27
       );
28
       wire c1,c2;
29
       full_adder in1(.A(A[0]),.B(B[0]),.C(1'b0),.Sum(Sum[0]),.Carry(c1));
30
       full_adder in2(.A(A[1]),.B(B[1]),.C(c1),.Sum(Sum[1]),.Carry(c2));
31
       full_adder in3(.A(A[2]),.B(B[2]),.C(c2),.Sum(Sum[2]),.Carry(Sum[3]));
32 @ endmodule
33
```


Testbench for 3-bit full adder

```
21
22
23 module tb fa(
24
25
       );
26
       reg [2:0] A,B;
27
       wire [3:0] Sum;
28
29
       top adder tb1(.A(A),.B(B),.Sum(Sum));
30
31 🗇
       initial
32 ⊖
       begin
           A=3'b000;
33
34
           B=3'b000;
35 🗇
       end
36
37 □
       initial
38 ⊖
       begin
           #5 A=3'b100;B=3'b110;
39
40
           #5 A=3'b111; B=3'b111;
41
           #5 A=3'b101;B=3'b101;
42
           #5 A=3'b011;B=3'b111;
43 🖺
       end
44 🖯 endmodule
```

Results for testbench



Constraints for the implementation and VIO module programme



```
10
   // Target Devices:
11
    // Tool Versions:
   // Description:
13
14 // Dependencies:
16 | // Revision:
   // Revision 0.01 - File Created
   // Additional Comments:
18
19 | //
21
22
23 module vio wrapper(
24
       input clk
26
      wire [2:0] A,B;
      wire [3:0] Sum;
28
         vio 0 vin1 (
29
      .clk(clk),
30
      .probe in0(Sum),
31
      .probe out0(A),
32
       .probe_out1(B)
33
34
35
     top_adder in4(.A(A),.B(B),.Sum(Sum));
36 🖨 endmodule
```

The Screenshots for how to generate BitStream and connect to the Basys3 board using VIO IP for 3 bit full adder are already given in the LAB handout.

• For 3x3 Multiplier functionality Program for 3x3 multiplier:

```
module Multiplier_3x3 {
    input [2:0] A,
    input [2:0] B,
    output [5:0] Sum
    );
    wire c1,c2,c3,c4,c5;    //input carry
    wire s1,s2;    // sum outputs of an adder as inputs for another adder

O assign Sum[0]= A[0] & B[0];

full_adder in1(.A(A[0] & B[1]),.B(B[0] & A[1]),.C(1'b0),.Sum(Sum[1]),.Carry(c1));

full_adder in2(.A(A[2] & B[0]),.B(B[1] & A[1]),.C(c1),.Sum(S1),.Carry(c2));


full_adder in3(.A(A[2] & B[1]),.B(1'b0),.C(c2),.Sum(S2),.Carry(c3));


full_adder in4(.A(A[0] & B[2]),.B(S1),.C(1'b0),.Sum(Sum[2]),.Carry(c4));


full_adder in5(.A(A[1] & B[2]),.B(S2),.C(c4),.Sum(Sum[3]),.Carry(c5));

full_adder in6(.A(A[2] & B[2]),.B(S2),.C(c5),.Sum(Sum[4]),.Carry(Sum[5]));
endmodule
```

Results for manual Inputs:









Code for test bench:


```
PROJECT MANAGER - Multiplier
   Project Summary × Multiplier3x3.v × tb_multiplier.v ×
Source File Properties
    D:/IIITD/ELD_LABs/Lab_2_Multiplier/Multiplier/Multiplier.srcs/sim_1/new/tb_multiplier.v
    ø
    16 | // Revision:
Sources
       // Revision 0.01 - File Created
    18 // Additional Comments:
    23 pmodule tb_multiplier(
           reg [2:0] A,B;
           wire [5:0] MulOp ;
           Multiplier3x3 tb1(.A(A),.B(B),.Sum(MulOp));
   31 🖯
               begin
                   A=3'b000;
    32
                    B=3'b000;
    34 🖨
    36 🖨
            initial
               begin
                  #5 A=3'b100; B=3'b110;
                  #5 A=3'b111; B=3'b111;
#5 A=3'b101; B=3'b101;
    39
                  #5 A=3'b011; B=3'b111;
    43
    44 endmodule
```


Results for Automated Testbench:





VIO Settings:















BitStream Generated Successfully:





Testing on BASYS3 Board using VIO IP





Conclusion:

Successfully tested functionality of 3-bit Full adder and 3x3 binary Multiplier on BASYS3 board using VIO IP, (Remote Access).