

ELD Lab10 Handout


Intro to lab:

In this lab, we will be using AXI DMA (Direct Memory Access) to perform data transfers between PS and PL. We will first have some data stored in the DDR memory. This data will be accessed by the DMA via the HP port of the Zynq Processing system. The DMA will then write this data to a data FIFO IP in the PL part. Then the DMA will read this data from the FIFO, and write it to the DDR memory again.

The DMA can be used in two modes: 1) interrupt mode or 2) polling mode. In the interrupt mode, the DMA generates the interrupt signals to confirm the completion of the data transaction (from/to DDR). Whereas in the polling mode, we just wait for the DMA buses to be idle by checking the halt and idle register values. In this lab, we will be using the polling mode.


Design Overview:

The connections between the various elements of the design can be illustrated in the figure below.




ELD Lab10 Handout

A brief explanation of various ports in DMA IP in the vivado is given below.




The comparison of ports in **M_AXI_MM2S** and **M_AXIS_MM2S** is shown in the figure below. In the AXI, we have read address, read address burst, data burst, data length, etc parameters as well apart from the data, valid and ready channels.




ELD Lab10 Handout

Steps:

1. Open Vivado 2019.1. Create New Project.




2. Click Next.
3. Select Zybo Z7-10 board from the boards' tab in the default part window.




ELD Lab10 Handout

- Again click on Finish to create the project.
- In the project, now click on create block design and name it as **design_dma**.




- Click on + sign on the block design window to add a new IP (or press Ctrl+I for the same). Search for Zynq Processing System IP.



- Double click the IP to open the customization window. The following changes need to be made.

ELD Lab10 Handout


- a. In the PS-PL section, expand **HP Slave AXI Interface**, and check the **S AXI HP Interface** to add a slave HP port to the Zynq IP. This port will be used by the DMA to access the DDR memory.
 - b. In the Interrupts section, expand the **Fabric Interrupts**, further expand the **PL-PS Interrupt Ports**, and check the **IRQ_F2P[15:0]**. This will add an interrupt port to the Zynq IP which will receive the interrupt signals from the DMA to indicate completion of the data transfers (only required if we want interrupt mode).
 - c. Click on Ok.
8. Now, press Ctrl+I (or right-click in the white space of block design and select Add IP), search for AXI Direct Memory Access IP, and add it to the design
9. Double click the AXI DMA IP to open its configuration window. The following changes need to be made to the IP.
- a. Unselect the Enable Scatter/Gather mode.
 - i. This special mode of DMA is used to read from non-contiguous memory locations.
 - b. Increase the maximum burst size to 256.
 - i. This is done for maximized throughput of data transfers between DMA.



10. Click on Run block automation. This will only enable the DDR and FIXED_IO ports of the Zynq IP for external access.
11. Then click on Run Connection Automation.
- a. This will add a processor system reset IP which will provide a reset signal for all the IP blocks added in the design.

ELD Lab10 Handout


- b. An AXI Interconnect IP will be added which will receive the configuration information of the DMA from the processor like its base address which will be used to access the DMA. The AXI Interconnect then passes this information to the DMA through its S_AXI_LITE port.
- i. Since the configuration information is very small in size, the GP port of Zynq IP is used to transfer this information.
12. The block design should now look like in the figure below.




13. Now add the AXI Stream Data FIFO IP.

ELD Lab10 Handout

- a. Connect the `s_axis_clk` and `s_axis_aresetn` ports of this IP to the clock and reset the network of the design respectively.





- b. The S_AXIS port will be connected to the M_AXIS_MM2S port of the DMA.
 - c. The M_AXIS port will be connected to the S_AXIS_S2MM port of the DMA.
14. (only for interrupt mode) Add Concat IP. This IP simply concatenates the input signals.
 - a. Connect its inputs in0[0:0] and in1[0:0] ports to the mm2s_introut and s2mm_introut ports of the DMA. These two are the interrupt signals generated by the DMA to signal the completion of MM2S and S2MM transactions respectively.
 - b. The output dout[1:0] will then be connected to the IRQ_F2P port of the Zynq IP.
15. The block design is now complete. Click on regenerate layout for a better view of the design.




16. Go to the Address Editor Tab. Check for any Unmapped Slaves or Excluded Segment. If any, right-click on that particular element and select Auto-Assign Address or Include Segment.
17. Then, validate your design to check for any missing or incorrect connection. If the following warnings appear, they can be ignored.

ELD Lab10 Handout




18. Then in the sources tab, right-click on your block design file and select Create HDL Wrapper. Click on OK. This step will generate the corresponding Verilog files of your design.



19. Now, click on Generate Bitstream and then click on Ok.


ELD Lab10 Handout

20. Now, click on File → Export Hardware. Check the include bitstream box.



21. Click on File → Launch SDK. Click on Ok.

22. In the SDK window, select File → New → New Application Project.



ELD Lab10 Handout

23. Create a new project with the following settings.

New Project
Application Project
Create a managed make application project.

Project name:

☒ Use default location
Location:
Choose file system:

OS Platform:

Target Hardware
Hardware Platform:
Processor:

Target Software
Language: ☒ C ☐ C++
Compiler:
Hypervisor Guest:
Board Support Package: ☒ Create New
☐ Use existing

24. Click on Next. Select Hello World Application. Click on finish.

25. Open the helloworld.c file from SDK_DMA/src folder.

26. Add the following code to this file.

```
#include <stdio.h>
#include <stdbool.h>
#include "xaxidma.h"
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h"

#define FIFO_DEPTH          128                //number of data transfers

XAXiDma AxiDma;           //creating an instance of DMA block
```

ELD Lab10 Handout

```
int init_DMA()          //this function initializes the DMA instance with required
configurations
{
    XAxiDma_Config *CfgPtr;
    int status;

    CfgPtr = XAxiDma_LookupConfig(XPAR_AXI_DMA_0_DEVICE_ID);    //extracts the
configuration settings of DMA
    //the XPAR_AXI_DMA_0_DEVICE_ID is defined in xparameters.h file
    if (!CfgPtr)
    {
        xil_printf("No config found for %d\r\n", XPAR_AXI_DMA_0_DEVICE_ID);
        return XST_FAILURE;
    }

    status = XAxiDma_CfgInitialize(&AxiDma, CfgPtr); //initializes the DMA instance
with above settings
    if (status != XST_SUCCESS)
    {
        xil_printf("DMA Initialization Failed. Return Status: %d\r\n", status);
        return XST_FAILURE;
    }

    if(XAxiDma_HasSg(&AxiDma))          //check whether DMA is in scatter gather mode.
If yes, return error
    {
        xil_printf("Device configuration as SG mode\r\n");
        return XST_FAILURE;
    }

    return XST_SUCCESS;
}

u32 checkIdle(u32 baseAddress, u32 offset) //this function is defined to check
whether DMA is busy or not
{
    //offset = 0x4 to check
for DMA to FIFO transaction channel
    //offset = 0x34 to check
for FIFO to DMA transaction channel
```

ELD Lab10 Handout

```
    u32 status;
    status = (XAXiDma_ReadReg(baseAddress, offset)) & XAXIDMA_IDLE_MASK; //
XAXIDMA_IDLE_MASK;
    return status;
}

int main()
{
    xil_printf("\r\n*****Entering main function*****\r\n");

    int status_dma = init_DMA();           //initializing the DMA
    if (status_dma != XST_SUCCESS)
    {
        xil_printf("Couldn't initialize DMA\r\n");
        return XST_FAILURE;
    }

    int TX_PNTR[FIFO_DEPTH];
    int RX_PNTR[FIFO_DEPTH];

    bool err_flag = false;                 //error flag to check for
mismatch between transmitted and received data

    for (int i = 0 ; i < FIFO_DEPTH ; i++) //loop to initialize the data to be
transmitted
        TX_PNTR[i] = 2*i;

    Xil_DCacheFlushRange((UINTPTR)TX_PNTR, sizeof(int)*FIFO_DEPTH); //cache
flush to write back the data in the DDR memory
    Xil_DCacheFlushRange((UINTPTR)RX_PNTR, sizeof(int)*FIFO_DEPTH);

    //status = 2 indicates idle and status = 0 indicates idle
    xil_printf("\nDMA status before transfer\r\nDMA to Device: %d, Device to DMA:
%d\r\n", checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4), checkIdle(XPAR_AXI_DMA_0_BASEADDR,
0x34));

    xil_printf("\r\nStarting Data Transfer----->>>>>>>\r\n");

    int status_transfer;
```

```

    status_transfer = XAxiDma_SimpleTransfer(&AxiDma, (UINTPTR)TX_PNTR,
sizeof(int)*FIFO_DEPTH, XAXIDMA_DMA_TO_DEVICE);
    //transferring data from DDR to FIFO.
    if (status_transfer != XST_SUCCESS)
    {
        xil_printf("Writing data to FIFO via DMA failed\r\n");
    }

    xil_printf("DMA status between transfer\nDMA to Device status: %d, Device to DMA
status: %d\r\n", checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4),
checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x34));

    status_transfer = XAxiDma_SimpleTransfer(&AxiDma, (UINTPTR)RX_PNTR,
sizeof(int)*FIFO_DEPTH, XAXIDMA_DEVICE_TO_DMA);
    //receiving data from FIFO in DDR.
    if (status_transfer != XST_SUCCESS)
    {
        xil_printf("Reading data from FIFO via DMA failed\r\n");
    }

    xil_printf("DMA status after transfer\nDMA to Device status: %d, Device to DMA
status: %d\r\n", checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4),
checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x34));

    int status = checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4);           //DMA to device
    while(status != 2)
    {
        status = checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4);
    }

    status = checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x34);           //Device to DMA
    while(status != 2)
    {
        status = checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x34);
    }

    xil_printf("DMA status after waiting\nDMA to Device status: %d, Device to DMA

```

ELD Lab10 Handout

```
status: %d\r\n", checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x4),
checkIdle(XPAR_AXI_DMA_0_BASEADDR, 0x34));

    xil_printf("\nComparing data transmitted to FIFO and read from FIFO via DMA
\r\n");
    int j = 0;
    for (j = 0 ; j < FIFO_DEPTH ; j++)
    {
        if (TX_PNTR[j] != RX_PNTR[j])
        {
            err_flag = true;        //error flag asserted for any mismatch
            break;
        }
    }
    if (err_flag)
        xil_printf("Data Mismatch found at %d. Transmitted Data: %d. Received Data:
%d\r\n", j , TX_PNTR[j], RX_PNTR[j]);
    else
        xil_printf("\nDMA ran successfully!! :)");


    return XST_SUCCESS;
}
```

27. Add the hardware server.
 - a. Add a new target connection.




ELD Lab10 Handout

- b. Add the connection details as follows. (Use the Host IP provided for your group).




- c. Test the connection for a successful connection.




- d. Click on Ok.
28. Go to system.mss file (in the SDK_DMA_bsp folder). Select Modify BSP's settings.
- a. Change the standard input/output to ps7_coresight_comp_0 (to enable JTAG interface instead to default UART). Click on Ok.

ELD Lab10 Handout

29. Right-click the project SDK_DMA → Debug as → Debug Configurations.



30. Double click the Xilinx C/C++ Application (System Debugger) to define the debug configuration for the current run. Check reset entire system and program FPGA. Leave other settings unchanged.




31. Click on Apply → Debug.

32. Click Ok on the dialogue box that opens.

ELD Lab10 Handout

33. Once the system debugger is launched, type **jtagterminal** in XSCT Console. This will open the terminal for displaying output messages.
34. Click **Resume** on **Resume** button.



35. Switch to the terminal window. The output should be as follows.

```
D:\Softwares\Xilinx\SDK\2019.1\bin\unwrapped\win64.o\tclsh85t.exe
JTAG-based Hyperterminal.
Connected to JTAG-based Hyperterminal over TCP port : 52979
(using socket : sock696)
Help :
Terminal requirements :
  (i) Processor's STDOUT is redirected to the ARM DCC/MDM UART
  (ii) Processor's STDIN is redirected to the ARM DCC/MDM UART.
      Then, text input from this console will be sent to DCC/MDM's UART port.
NOTE: This is a line-buffered console and you have to press "Enter"
      to send a string of characters to DCC/MDM.

*****Entering main function*****

DMA status before transfer
DMA to Device: 0, Device to DMA: 0

Starting Data Transfer----->>>>>>>>
DMA status between transfer
DMA to Device status: 0, Device to DMA status: 0
DMA status after transfer
DMA to Device status: 2, Device to DMA status: 0
DMA status after waiting
DMA to Device status: 2, Device to DMA status: 2

Comparing data transmitted to FIFO and read from FIFO via DMA
DMA ran successfully!! :)_
```

Lab Homework: There are 2 parts of lab homework this time. Each carries 1.5 marks

1. Complete the lab
2. Add ILA IP to show AXI transactions