

INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

Department of Electronics & Communication Engineering

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_3: Design and Implement 8-bit Counter operating at a frequency of 1 Hz

Mohammad Shariq

2020220 12-10-2021

OBJECTIVE:


- 1. Design and implement an 8-bit counter operating at a frequency of 1 Hz and verify its functionality.
- 2. Get familiar with Clocking Wizard IP and design a frequency divider capable of dividing the given frequency into the desired frequency.
- 3. Test the functionality of Counter on the Basys3 Board (remote access) using VIO and ILA IP.

Theory:

• 8-bit counter

A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relation to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines. Each pulse applied to the clock input increments or decrements the number in the counter.

A counter circuit is usually constructed of a number of flip-flops connected in cascade. Counters are a very widely used component in digital circuits, and are manufactured as separate integrated circuits and also incorporated as parts of larger integrated circuits.(src.wiki)



To synthesize a clock of lower frequencies from the input clock frequency of 100 Mhz, we can make use of Clocking IP.

Note: The minimum clock frequency that can be synthesized from Clock IP is 4.7 MHz. So we will first synthesize a clock of 5MHz frequency from Clock IP and then feed it to the clock divider to make a clock of 1Hz frequency.




1. Open the IP Catalog and search for Clocking Wizard IP. Double click on it.

Observations:


programme for functionality of 8-bit counter


```
Source
 D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v
   Source File Properties
23 module top_counter(
        input clk 100M,
                          // Clock from FPGA itself
        input reset,
25
        output [7:0] count
27
28
        );
29
30
        wire clk_5M ,clk_1H;
31
32
       clk wiz 0 clk IN0(
33
        // Clock out ports
34
        .clk out1(clk 5M),
                          // output clk out1
35
       // Clock in ports
36
        .clk_in1(clk_100M)
                            // input clk in1
37
        );
38
39
        clk_divider #(.div_value(2499999)) clk_div_INO(.clk_in(clk_5M),.divided_clk(clk_1H));
40
41
        counter_8bit count_IN0(.counter_clk(clk_1H),.reset(reset),.count(count));
42
43
        ila 3 ila INO(
        .clk(clk_100M), // input wire clk
44
45
46
        .probe0(clk_1H), // input wire [0:0] probe0
47
        .probe1(reset), // input wire [0:0] probe1
48
        .probe2(count) // input wire [7:0] probe2
49
50
     );
51 @ endmodule
```

Testbench for 8-bit Counter




Results for automated testbench:








Constraints for the implementation and VIO module programme




VIO Wrapper Settings:












ILA Settings:




ILA instantiation template:





BitStream Generated Successfully:






Testing on BASYS3 Board using VIO IP






De-assert the reset, and you can see the Counter incrementing from 0 to 255 and back to 0.

Testing On ILA:



showing waveform by ILA after 9 counts.



ILA shows a waveform of clk after 15 counts which are automated with a don't care trigger and ILA was set up to stop at 15 counts.

Conclusion:

Successfully tested functionality of 8-bit Counter on BASYS3 board using VIO IP and ILA (Remote Access).