



***INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY
DELHI***

**Department
of
Electronics & Communication Engineering**

Embedded Logic Design(ECE270)

Dr. Sumit J Darak

Lab_9

Mohammad Shariq

2020220

29-11-2021

OBJECTIVE:


Tasks to be done in this Lab:

- 1) use the BRAM IP and create a ZYNQ block design to write and read data using BRAM through a driver code
- 2) Add ILA IP in the design to see the output waveforms and see the various handshakes taking place.

Observations:

ZYNQ_processing_System_Block_Design :

for Part 1:






The screenshot displays the Vivado IDE interface for a Block Design project named 'BLOCK DESIGN - IO*'. The left sidebar shows the 'PROJECT MANAGER' and 'IP INTEGRATOR' tabs. The 'IP INTEGRATOR' tab is active, showing a list of IP blocks and their connections. The main workspace shows a block diagram with the following components and connections:

- ZYNQ7 Processing System**: The central processing unit, connected to the AXI SmartConnect block.
- AXI SmartConnect**: A block that manages the interconnect between the ZYNQ7 and the AXI BRAM Controller.
- AXI BRAM Controller**: A block that manages the AXI interface to the Block Memory Generator.
- Block Memory Generator**: A block that generates the BRAM memory, connected to the AXI BRAM Controller.
- System I/O**: A block that provides the system I/O, connected to the ZYNQ7 Processing System.
- System I/O**: A block that provides the system I/O, connected to the ZYNQ7 Processing System.



The design is titled 'BLOCK DESIGN - IO*' and is located in the 'BLOCK DESIGN' tab. The top status bar indicates 'Synthesis and Implementation Out-of-date'.

*Validate the design, generate output product, and create HDL wrapper.
DO NOT ever miss these steps.*





Auto_Generated_HDL_Wrapper



File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

- Project
- Add Sources... Alt+A
- Close Project
- Close Implemented Design
- Constraints
- Simulation Waveform
- Checkpoint
- IP
- Text Editor
- Import
- Export
- Launch SDK
- Print... Ctrl+P
- Exit

IMPLEMENTED DESIGN - xc7z010clg400-1

Project Summary x Device x IO_wrapper.v x



- Export Hardware...
- Export Constraints...
- Export Pblocks...
- Export IBIS Model...
- Export I/O Ports...
- Export Bitstream File...
- Export Simulation...

RTL ANALYSIS


- Open Elaborated Design

SYNTHESIS


- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise



Launching SDK and program in C and changing STD IN/OUT in BSP settings



The screenshot displays the Xilinx IDE interface. The title bar indicates the project is 'IO_BRAM_ILA.sdk - C/C++ - Bram_On_SDK/src/helloworld.c - Xilinx SDK'. The menu bar includes File, Edit, Navigate, Search, Project, Run, Xilinx, Window, and Help. The toolbar contains various icons for file operations and development tools. The Project Explorer on the left shows the project structure:

- Bram_On_SDK
 - Includes
 - src
 - helloworld.c
 - platform_config.h
 - platform.c
 - platform.h
 - Iscrip.tld
 - Xilinx.spec
 - Bram_On_SDK_bsp
 - IO_wrapper_hw_platform_0
 - board
 - IO_wrapper.bit
 - IO_wrapper.mmi
 - ps7_init_gpl.c
 - ps7_init_gpl.h
 - ps7_init.c
 - ps7_init.h
 - ps7_init.html
 - ps7_init.tcl
 - system.hdf

The main editor window shows the source code of 'helloworld.c'. The code includes a copyright notice for Xilinx, Inc. (2009-2014) and a comment describing the application as a simple test application that configures UART 16550 to a baud rate of 9600. It notes that PS7 UART (Zynq) is not initialized by this application, as bootrom/bsp configures it to a baud rate of 115200. A table lists the UART configurations:

UART TYPE	BAUD RATE
uartns550	9600
uartlite	Configurable only in HW design
ps7_uart	115200 (configured by bootrom/bsp)

The code also includes standard headers and the main function:

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"

int main()
{
    init_platform();

    print("Hello World\n\r");

    cleanup_platform();
    return 0;
}
```

```
IO_BRAM_ILA.sdk - C/C++ - Bram_On_SDK/src/helloworld.c - Xilinx SDK
File Edit Navigate Search Project Run Xilinx Window Help

system.hdf system.mss helloworld.c

/* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * -----
 * | UART TYPE   BAUD RATE |
 * -----
 * uarts550     9600
 * uartlite     Configurable only in HW design
 * ps7_uart     115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h" // Hold information of the address of various MMIO
#include "xil_io.h" // Stores driver level code of input and output to and from the BRAM

int main()
{
    init_platform(); // Initializing the platform

    int data_in[]={4,9,16,8,36,49,81,100,121}; // Creating our test array values to send to PL
    int init_addr= XPAR_BRAM_CTRL_SAXI_BASEADDR; // setting the base address , taken from the xparameters header file
    int index=3; // choosing the INDEX for the output
    int read_addr= XPAR_BRAM_CTRL_S_AXI_BASEADDR + (8*index); // creating the address to read from

    int data_out; //making a temporary variable to store data

    for(int i=0; i<10;i++)
    {
        Xil_Out32(init_addr,data_in[i]); // looping over all elements and sending the data to the BRAM CTRL over AXILITE
        init_addr = init_addr + 8; // calculating the next address to send the data
    }

    print("*****Writing DATA to BRAM Done*****\n\r");
    data_out = Xil_In32(read_addr); // Reading from the Address we specified earlier

    Print("*****Reading DATA from BRAM Started*****\n\r"); //Adding a breakPoint here to check the values of the data_out variable
    cleanup_platform();
    return 0;
}
```

IO_BRAM_ILA - [D:/IITD/ELD_LABs/LAB_9_IO_BRAM_ILA/IO_BRAM_ILA.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design

BLOCK DESIGN - IO

Sources


- Design Sources (1)
 - IO_wrapper (IO_wrapper.v) (1)
 - IO_1: IO (IO.bd) (1)
 - IO (IO.v) (5)
- Constraints
- Simulation Sources (1)
 - sim_1 (1)
- Utility Sources

Hierarchy | IP Sources | Libraries | Compile Order


Block Properties


Diagram | Address Editor | IO_wrapper.v

Cell	Slave Interface	Base Name	Offset Address	Range	High Address
processing_system7_0					
Data (32 address bits : 0x40000000 [1G])					
axi_bram_ctrl_0	S_AXI	Mem0	0x4000_0000	8K	0x4000_1FFF




running program in debug mode








Set the breakpoints properly and when we resume the program we will see the output.




Now. Adding the System ILA IP in the design block we created earlier And setting the port with. And number of probes.







After validating, Automation, And creating the HDL wrapper. We will again follow the previous steps. And. Create a trigger in the ILA. Window in through hardware manager. And see the waveform. And the handshake of the. Transactions that were made in the. Program.

Output-put ILA:





Conclusion:

Successfully created block design in Vivado using the BRAM AND ILA IP Integrator and configure the Zynq IP according to our needs and wrote C programs for Standalone system and seen the waveform output using ILA window