


Lab 5

The task to be done in this lab: GCD code implementation on Vivado

GCD Explanation : GCD stands for Greater common divisor. Example : GCD(12,8), GCD(35,49) = 7

GCD calculation is done by subtracting larger numbers with smaller ones and replacing the larger number with the result of subtraction. Repeat this and stop when both the numbers become equal.



We would be designing a GCD module with 7-bit inputs.

One of the implementations could be thought of as the following:-

```
module gcd (
input wire [6:0] x_in ,
input wire [6:0] y_in ,
output reg gcd_o
);
reg [6:0] xs , ys;
always @(*)
begin
    xs = x_in;
    ys = y_in;
    while(xs != ys)
    begin
        if (xs < ys)
            ys = ys - xs;
        else
            xs = xs - ys;
        end
    end
    gcd_o = x_in;
end
endmodule
```

But this, as discussed in the lab, won't be synthesized (won't work in hardware) since while loop is not synthesizable because of non-predetermined numbers of blocks that would be needed to synthesize it fully. While loop decides a number of iterations in runtime because of which this happens.

A solution to this is to use a for loop to do the same. This limits the dynamic range of the application that we build but for loop is synthesizable and while is not for the reason discussed.

```
module gcd (
input wire [6:0] x_in ,
input wire [6:0] y_in ,
output reg gcd_o
);
reg [6:0] xs , ys;
integer k;
always @(*)
begin
    xs = x_in;
    ys = y_in;
    for (k=1;k<=3;k=k+1)
    begin
        if (xs < ys & xs != ys)
            ys = ys - xs;
        else if (xs != ys)
            xs = xs - ys;
        end
        gcd_o = xs;
    end
endmodule
```

Now the tool knows what the number of iterations that would be done here is. This stops after the three iterations, and hence we do have three copies of the hardware for the for loop. This has **unwrapped the for a loop**. We can notice that the dynamic range is limited since we have only three iterations available.


The solution for this is that we could also implement this in the form of a sequential circuit.

But, the approach that we are going to take is to split the solution between Data Path and Control Path


Data Path: Data Processing and operations are done here

Control Path: Gives the control logic signals and makes the Data Path do the tasks needed. The control path is the FSM.


1. We have the registers for both inputs and outputs in the code. They are declared as xreg, yreg and greg. The former two are 3 bits wide, and the latter are one bit wide.
2. Connection of the register is given to the logical and arithmetic operations.
3. Following is the block diagram of the code that we are going to implement in Verilog.



4. To decide the values of xld, yld, clk, clr and gld, we will also make a control unit.



5. The above figure shows the overall control and data transfer
 - a. When go is one then data xin and yin will be loaded into the data path
 - b. If $x=y$ then the controller makes the $gld = 1$ and x passed to the output
 - c. if $x < y$ then $y = y - x$ will be loaded to the yreg and the other way around for the condition of $x > y$
6. Following is the FSM that we will be implementing for the GCD controller block:-



Creating the project :

1. We will first add the gcd.v file to the design source, and this works as the top module in the project.

```

1  `timescale 1ns / 1ps
2  module gcd (
3
4      input wire clk ,
5      input wire clr ,
6      input wire go ,
7      input wire [3:0] xin ,
8      input wire [3:0] yin ,
9      output wire [3:0] gcd_out
10 );
11
12     wire eqflg, ltflg, xmsel, ymsel;
13     wire xld, yld, gld;
14
15
16     gcd_datapath U1
17         (.clk(clk),
18         .clr(clr),
19         .xmsel(xmsel),
20         .ymsel(ymsel),
21         .xld(xld),
22         .yld(yld),
23         .gld(gld),
24         //data
25         .xin(xin),
26         .yin(yin),
27         .gcd(gcd_out),
28         // flags to determine the weather we obtained the GCD or shoukld we keep on going.
29
30         .eqflg(eqflg),
31         .ltflg(ltflg)
32     );
33     gcd_control U2
34         (.clk(clk),
35         .clr(clr),
36         .go(go),
37         // flags to determine the weather we obtained the GCD or shoukld we keep on going.
38         .eqflg(eqflg),
39         .ltflg(ltflg),
40         //select line for loading data into reg through mux
41         .xmsel(xmsel),
42         .ymsel(ymsel),
43         //load signals
44         .xld(xld),
45         .yld(yld),
46         .gld(gld)
47     );
48
49 endmodule

```

2. Data path and Control path have been instantiated here, and we need to add files gcd_datapath.v and gcd_controlpath.v in the project.

gcd_controlpath.v

```

2 module gcd_control (
3     input wire clk ,
4     input wire clr ,
5     input wire go ,
6     input wire eqflg ,
7     input wire ltflg ,
8     output reg xmsel = 0 ,
9     output reg ymsel = 0,
10    output reg xld = 0,
11    output reg yld = 0,
12    output reg gld = 0
13 );
14
15 reg[2:0] present_state = 0, next_state;
16
17 parameter start = 3'b000, input1 =3'b001, test1 = 3'b010,
18             test2 = 3'b011, update1 = 3'b100, update2 = 3'b101,
19             done = 3'b110; // states
20
21 // State registers
22 always @(posedge clk or posedge clr)
23 begin
24     if (clr == 1)
25         present_state <= start;
26     else
27         present_state <= next_state;
28 end
29
30 // C1 module
31 always @(*)
32 begin
33     case(present_state)
34     start: if(go == 1)
35         next_state = input1;
36     else
37         next_state = start;
38     input1: next_state = test1;
39     test1: if(eqflg == 1)
40         next_state = done;
41     else
42         next_state = test2;
43     test2: if(ltflg == 1)
44         next_state = update1;
45     else
46         next_state = update2;
47     update1: next_state = test1;
48     update2: next_state = test1;
49     done: next_state = done;
50     default next_state = start;
51 endcase
52 end
53
54 // C2 module
55 always @(*)

```

```

56   begin
57       xld = 0; yld = 0; gld = 0;
58       xmsel = 0; ymsel = 0;
59   case(present_state)
60   input1:
61       begin xld = 1; yld = 1;
62           xmsel = 1; ymsel = 1;
63       end
64       update1: yld = 1;
65       update2: xld = 1;
66       done: gld = 1;
67       default ;
68   endcase
69   end
70   ...
71 endmodule

```

gcd_datapath.v

```

2 module gcd_datapath (
3
4     input wire clk ,
5     input wire clr ,
6     input wire xmsel ,
7     input wire ymsel ,
8     input wire xld ,
9     input wire yld ,
10    input wire gld ,
11    input wire [3:0] xin ,
12    input wire [3:0] yin ,
13    output wire [3:0] gcd ,
14    output reg eqflg = 0,
15    output reg ltflg = 0
16
17 );
18
19 wire [3:0] xmy, ymx, gcd_out;
20 wire [3:0] x, y, xl, yl;
21
22 assign xmy = x - y;
23 assign ymx = y - x;
24
25 always @(*)
26     begin
27         if(x == y)
28             eqflg = 1;

```



```

29 |         else
30 |             eqflg = 0;
31 |         end
32 |
33 | always @(*)
34 |     begin
35 |         if(x < y)
36 |             ltflg = 1;
37 |         else
38 |             ltflg = 0;
39 |         end
40 |
41 |     mux2g #(
42 |         .N(4))
43 |     M1 (.a(xmy),
44 |        .b(xin),
45 |        .s(xmsel),
46 |        .y(x1)
47 |    );
48 |
49 |     mux2g #(
50 |         .N(4))
51 |     M2 (.a(ymx),
52 |        .b(yin),
53 |        .s(ymsel),
54 |        .y(y1)
55 |    );
56 |
57 |     register #(
58 |         .N(4))
59 |     R1 (.load(xld),
60 |        .clk(clk),
61 |        .clr(clr),
62 |        .d(x1),
63 |        .q(x)
64 |    );
65 |
66 |     register #(
67 |         .N(4))
68 |     R2 (.load(yld),
69 |        .clk(clk),
70 |        .clr(clr),
71 |        .d(y1),
72 |        .q(y)
73 |    );
74 |
75 |     register #(
76 |         .N(4))
77 |     R3 (.load(gld),
78 |        .clk(clk),
79 |        .clr(clr),
80 |        .d(x),
81 |        .q(gcd_out)
82 |    );
83 |
84 | assign gcd = gcd_out;
85 |
86 | endmodule
87 |
88 |

```

3. Notice that we have used some register and multiplexer modules in the datapath code. These are being used for the storage of the data and decision making, respectively.

Registers store the data, and multiplexers pass one of the inputs to output based upon the select line inputs.

4. Register code is to be implemented as follows:-

```
2  module register
3      #(parameter N = 8)
4      (input wire load ,
5       input wire clk ,
6       input wire clr ,
7       input wire [N-1:0] d ,
8       output reg [N-1:0] q = 0
9      );
10
11  always @(posedge clk or posedge clr)
12      if(clr == 1)
13          q <= 0;
14      else if(load == 1)
15          q <= d;
16
17  endmodule
```

5. Mux in verilog would be implemented as follows:-

```
2  module mux2g
3      #(parameter N = 4)
4      (input wire [N-1:0] a,
5       input wire [N-1:0] b,
6       input wire s,
7       output reg [N-1:0] y = 0
8      );
9
10 always @(*)
11 if(s == 0)
12     y = a;
13     else
14     y = b;
15
16 endmodule
17
18 .
```

6. To check the functionality of the design implemented, We would need to design a testbench and confirm if we are getting the correct expected output or not.

```

22
23 module gcd_tb(
24     );
25
26     reg clk, clr, go;
27     reg [3:0] xin, yin;
28     wire [3:0] gcd_out;
29
30 //wire eqflg, ltflg, xmsel, ymsel;
31 //wire xld, yld, gld;
32
33 gcd U4(.clk(clk),
34     .clr(clr),
35     .go(go),
36     .xin(xin),
37     .yin(yin),
38     .gcd_out(gcd_out)//,
39 // .eqflg(eqflg),
40 // .ltflg(ltflg),
41 // .xmsel(xmsel),
42 // .ymsel(ymsel),
43 // .xld(xld),
44 // .yld(yld),
45 // .gld(gld)|
46 );
47
48 initial begin
49     clk = 1'b0;

```

```
50   clr = 1'b0;
51   go = 1'b0;
52   xin = 4'b0000;
53   yin = 4'b0000;
54   end
55
56   always #10 clk =~clk;
57
58
59   initial begin
60     @(negedge clk);
61     clr = 1;
62
63     @(negedge clk);
64     clr=1'b0;
65     go = 1'b1;
66     xin = 4'b0011;
67     yin = 4'b0110;
68     @(negedge clk);
69     @(negedge clk);
70     @(negedge clk);
71     @(negedge clk);
72     @(negedge clk);
73     @(negedge clk);
74     @(negedge clk);
75     @(negedge clk);
76     @(negedge clk);
```

```

77 | @(negedge clk);
78 | clr=1'b1;
79 | @(negedge clk);
80 | clr=1'b0;
81 | go = 1'b1;
82 | xin = 4'b0100;
83 | yin = 4'b1000;
84 | @(negedge clk);
85 | @(negedge clk);
86 | @(negedge clk);
87 | @(negedge clk);
88 | @(negedge clk);
89 | @(negedge clk);
90 | @(negedge clk);
91 | @(negedge clk);
92 | @(negedge clk);
93 | @(negedge clk);
94 | @(negedge clk);
95 | $finish;
96 |
97 | end
98 |
99 | endmodule
100 |

```

7. Following are the simulation waveforms:-

