

VHDL LAB2

Digital verification



AUGUST 3, 2023

OMNIA MOHAMED SELIM

omniamselim@gmail.com

Table of Contents

DECODER	2
TEST CASES	2
SIMULATION RESULTS	2
ALU	3
TEST CASES	3
SIMULATION RESULTS	
Comparator	
TEST CASES	
SIMULATION RESULTS	5
FSM MEALY 2P	5
TEST CASES	
SIMULATION RESULTS	
FSM MOORE 2P	
TEST CASES	
SIMILIATION RESULTS	7

DECODER

TEST CASES

address	decode	
001	11	Normal case
111	42	Normal case
010	44	Normal case
101	88	Normal case
110	88	Normal case
000	00	Normal case
011	00	Normal case
100	00	Normal case
XXX	00	Corner case
ZZZ	00	Corner case
UUU	00	Corner case
	00	Corner case
WWW	00	Corner case
ННН	00	Corner case
LLL	00	Corner case

SIMULATION RESULTS

```
VSIM 132> run
# ** Note: PASSED: address=001,decode=11
    Time: 20 ns Iteration: 0 Instance: /decoder_tb
 ** Note: PASSED: address=111,decode=42
    Time: 40 ns Iteration: 0 Instance: /decoder_tb
 ** Note: PASSED: address=010,decode=44
    Time: 60 ns Iteration: 0 Instance: /decoder_tb
 ** Note: PASSED: address=101,decode=88
    Time: 80 ns Iteration: 0 Instance: /decoder_tb
 ** Note: PASSED: address=110,decode=88
   Time: 100 ns Iteration: 0 Instance: /decoder_tb
** Note: PASSED: address=000,decode=00
  Time: 120 ns Iteration: 0 Instance: /decoder tb
** Note: PASSED: address=011,decode=00
  Time: 140 ns Iteration: 0 Instance: /decoder tb
** Note: PASSED: address=100,decode=00
  Time: 160 ns Iteration: 0 Instance: /decoder tb
** Note: PASSED: address=XXX,decode=00
  Time: 180 ns Iteration: 0 Instance: /decoder tb
** Note: PASSED: address=UUU,decode=00
  Time: 200 ns Iteration: 0 Instance: /decoder tb
```

```
** Note: PASSED: address=ZZZ,decode=00
Time: 220 ns Iteration: 0 Instance: /decoder_tb

** Note: PASSED: address=---,decode=00
Time: 240 ns Iteration: 0 Instance: /decoder_tb

** Note: PASSED: address=www,decode=00
Time: 260 ns Iteration: 0 Instance: /decoder_tb

** Note: PASSED: address=HHH,decode=00
Time: 280 ns Iteration: 0 Instance: /decoder_tb

** Note: PASSED: address=LLL,decode=00
Time: 300 ns Iteration: 0 Instance: /decoder_tb
```

TOTE DETOCK															
•	Msgs			1	1	1	1								l
	Ш	001	111	010	101	110	000	011	100	UUU		www	НН	<u>Lu</u>	
	00	11	42	44	88		00								

ALU

TEST CASES

operation	A (decimal)	B (decimal)	c (decimal)	
add	0000 (0)	0010 (2)	0010 (2)	Normal case
sub	0010 (2)	0001 (1)	0001 (1)	Normal case
mul	0011 (3)	0010 (2)	0001 error	Error injection
div	0110 (6)	0001 (1)	0110 (6)	Normal case
add	0111 (7)	0011 (3)	1010	Corner case
mul	0000	0101	0000	Corner case
add	0110	0101	1011	Normal case
div	0111	0000	Error	Error injection
sub	0011 (3)	0101(5)	1110 (-2)	Corner case
add	0110 (6)	0010 (2)	1000 (8)	Corner case
sub	0000 (0)	0111 (7)	1001 (-7)	Corner case
mul	1110 (-2)	1101 (-3)	0110 (6)	Corner case
div	0100 (4)	0010 (2)	0010 (2)	Normal case
div	0110(6)	1101(-3)	1110 (-2)	Corner case
mul	0010(2)	1110(-2)	1100(-4)	Corner case
add	0011(3)	0011(3)	0111 error	Error injection

SIMULATION RESULTS

•	Msgs								Ţ							
-🔷 /alu_tb/a_tb	0011	0000	0010	0011	0110	0111	0000	0110	0111	0011	0110	0000	1110	0100	0010	0011
-🔷 /alu_tb/b_tb	0011	0010	0001	0010	0001	0011	0101		0000	0101	0010	0111	1101	0010	1110	0011
-🥎 /alu_tb/c_tb	0110	0010	0001	0110		1010	0000	1011	0000	1110	1000	1001	0110	0010	1100	0110
/alu_tb/op_tb	add	add	sub	mul	div	add	mul	add	div	sub	add	sub	mul	div	mul	add

```
alu_test_results - Notepad
```

```
File Edit Format View Help
. a = 0000, b = 0010, Expected c = 0010, Actual c = 0010. Test passed.
. a = 0010, b = 0001, Expected c = 0001, Actual c = 0001. Test passed.
. a = 0011, b = 0010, Expected c = 0001, Actual c = 0110. Test failed! Error message: failed in mul
. a = 0110, b = 0001, Expected c = 0110, Actual c = 0110. Test passed.
. a = 0111, b = 0011, Expected c = 1010, Actual c = 1010. Test passed.
. a = 0000, b = 0101, Expected c = 0000, Actual c = 0000. Test passed.
. a = 0110, b = 0101, Expected c = 1011, Actual c = 1011. Test passed.
. a = 0111, b = 0000, Expected c = 0111, Actual c = 0000. Test failed! Error message: failed in div
. a = 0011, b = 0101, Expected c = 1110, Actual c = 1110. Test passed.
. a = 0110, b = 0010, Expected c = 1000, Actual c = 1000. Test passed.
. a = 0000, b = 0111, Expected c = 1001, Actual c = 1001. Test passed.
. a = 1110, b = 1101, Expected c = 0110, Actual c = 0110. Test passed.
. a = 0100, b = 0010, Expected c = 0010, Actual c = 0010. Test passed.
. a = 0010, b = 1110, Expected c = 1100, Actual c = 1100. Test passed.
. a = 0011, b = 0011, Expected c = 0111, Actual c = 0110. Test failed! Error message: failed in add
```

Comparator

TEST CASES

а	b	equal_out	not_equal_out			
1111_0000	1111_0000	1	0	corner_case		
0101_1011	0011_0101	0	1	normal_case		
1111_1111	1111_0000	0	1	corner_case		
0101_1011	0011_0101	0	1	normal_case		
XXXX_XXXX	XXXX_XXXX	1	0	corner_case		
UUUU_UUUU	บบบบ_บบบบ	1	0	corner_case		
ZZZZ_ZZZZ	ZZZZ_ZZZZ	1	0	corner_case		
нннн_нннн	нннн_нннн	1	0	corner_case		
LLLL_LLLL	LLLL_LLLL	1	0	corner_case		
WWWW_WWWW	WWWW_WWWW	1	0	corner_case		
UUUU_XXXX	нннн_ииии	0	1	corner_case		
		1	0	corner_case		
0111_0111	0011_1101	0	1	normal_case		
1101_1011	1011_0101	0	1	normal_case		
1100_0101	1100_0101	0	1	error_injection		
0111_0111	0000_1101	1	0	error_injection		
1101_1011	1011_0101	0	1	normal_case		
1100_0101	1100_0101	1	0	normal_case		
нннн_нннн	нннн_нннн	0	1	error_injection		
LLLL_UUUU	WWWW_LLLL	1	0	error_injection		

SIMULATION RESULTS

/comparator_tb/a_tb	0X	F0	58	FF	5B		XX		FF	00	XX	XX	XX	77	DB	C5	77	DB	C5	FF	0X
/comparator_tb/b_tb	X0	F0	35	F0	35		XX		FF	00	XX	FX	XX	30	B5	C5	OD.	B5	C5	FF	XO
/comparator_tb/equal_out_tb	0																				
	ı.																				
/comparator_tb/not_equal_out_tb	1																				1
comparator_test_results - Notepad																					-
ile Edit Format View Help																					
a = 11110000, b = 11110000	, Expected equ	al out :	= 1, Expe	ected no	ot equa	al out	= 0, A	tual e	qual ou	= 1,	Actual	not ed	qual out	t = 0.	Test p	assed.					
a = 01011011, b = 0011010	I, Expected equ	al_out :	= 0, Exp	ected no	ot_equa	al_out	= 1, A	tual e	qual_ou	t = 0,	Actual	not_e	ual_out	t = 1.	Test p	assed.					
a = 111111111, b = 11110000	, Expected equ	al_out :	= 0, Exp	ected n	ot_equa	al_out	= 1, A	tual e	qual_ou	t = 0,	Actual	not_e	qual_out	t = 1.	Test p	assed.					
a = 01011011, b = 0011010																					
a = XXXXXXXXX, b = XXXXXXXXX	(, Expected equ	al_out :	= 1, Exp	ected n	ot_equa	al_out	= 0, A	ctual e	qual_ou	= 1,	Actual	not_e	qual_out	t = 0.	Test p	assed.					
a = UUUUUUUUU, $b = UUUUUUUUU$																					
a = ZZZZZZZZ, b = ZZZZZZZZ																					
а = НННННННН, b = ННННННН																					
a = LLLLLLLL, b = LLLLLLL																					
a = WWWWWWWW, b = WWWWWWW																					
a = UUUUXXXXX, b = HHHHUUUU																					
a =, b =																					
a = 01110111, b = 0011110	I, Expected equ	al_out :	= 0, Exp	ected n	ot_equa	al_out	= 1, A	ctual e	qual_ou	t = 0,	Actual	not_e	qual_out	t = 1.	Test p	assed.					
a = 11011011, b = 10110101	I, Expected equ	al_out :	= 0, Exp	ected no	ot_equa	al_out	= 1, A	ctual e	qual_ou	t = 0,	Actual	not_e	qual_out	t = 1.	Test p	assed.					
a = 11000101, b = 11000103	l, Expected equ	al_out :	= 0, Expe	ected n	ot_equa	al_out	= 1, A	ctual e	qual_ou	= 1,	Actual	not_e	qual_out	t = 0.	Test f	ailed!	Error r	nessage:	faile	d in er	ror_inje
a = 01110111, b = 0000110	l, Expected equ	al_out :	= 1, Expe	ected no	ot_equa	al_out	= 0, A	ctual e	qual_ou	t = 0,	Actual	not_ed	qual_out	t = 1.	Test f	ailed!	Error r	nessage:	faile	d in er	ror_inje
a = 11011011, b = 1011010	I, Expected equ	al_out =	= 0, Exp	ected no	ot_equa	al_out	= 1, A	ctual e	qual_ou	t = 0,	Actual	not_e	ual_out	t = 1.	Test p	assed.		_			
a = 11000101, b = 1100010	I, Expected equ	al_out :	= 1, Exp	ected n	ot_equa	al_out	= 0, A	tual e	qual_ou	t = 1,	Actual	not_e	ual_out	t = 0.	Test p	assed.					
а = нннннннн, b = ннннннн	I, Expected equ	al out :	= 0, Exp	ected no	ot equa	l out	= 1, A	tual e	qual ou	t = 1,	Actual	not e	ual out	t = 0.	Test f	ailed!	Error r	nessage:	faile	d in er	rror inje
																					ror inje

FSM MEALY 2P

TEST CASES

CLK	RESET	X (INPUT)	Y (OUTPUT)	
0	1	U	0	Check reset
1	0	0	0	Even state when x=0
0	0	0	0	Even state :output does not
				change without clk
1	0	1	1	Even state when x=1
1	0	0	1	Odd state when x=0
0	0	0	1	odd state :output does not
				change without clk
1	0	1	0	Odd state when x=1

SIMULATION RESULTS

```
* Note: PASSED:RESET
  Time: 15 ns  Iteration: 0   Instance: /fsm_mealy2p_tb

* Note: PASSED:even state , x=0
  Time: 30 ns  Iteration: 0  Instance: /fsm_mealy2p_tb

* Note: PASSED:even state :output doesnot change without clock
  Time: 30 ns  Iteration: 0  Instance: /fsm_mealy2p_tb

* Note: PASSED:even state , x=1
  Time: 60 ns  Iteration: 0  Instance: /fsm_mealy2p_tb

* Note: PASSED:odd state , x=0
  Time: 90 ns  Iteration: 0  Instance: /fsm_mealy2p_tb

* Note: PASSED:odd state :output doesnot change without clock
  Time: 90 ns  Iteration: 0  Instance: /fsm_mealy2p_tb

* Note: PASSED:odd state , x=1
  Time: 120 ns  Iteration: 0  Instance: /fsm_mealy2p_tb
```



FSM MOORE 2P

TEST CASES

CLK	RESET	X (INPUT)	Y (OUTPUT)	
0	1	U	0	Check reset
1	0	0	0	Even state when x=0
0	0	0	0	Even state :output does not change without clk
1	0	1	0	Even state when x=1
1	0	0	1	Odd state when x=0
0	0	0	1	odd state :output does not change without clk
1	0	1	1	Odd state when x=1

SIMULATION RESULTS

```
** Note: PASSED:RESET
   Time: 15 ns Iteration: 0 Instance: /fsm_moore2p_tb

** Note: PASSED:even state , x=0
    Time: 30 ns Iteration: 0 Instance: /fsm_moore2p_tb

** Note: PASSED:even state :output doesnot change without clock
   Time: 30 ns Iteration: 0 Instance: /fsm_moore2p_tb

** Note: PASSED:even state , x=1
   Time: 60 ns Iteration: 0 Instance: /fsm_moore2p_tb

** Note: PASSED:odd state , x=0
   Time: 90 ns Iteration: 0 Instance: /fsm_moore2p_tb

** Note: PASSED:odd state :output doesnot change without clock
   Time: 90 ns Iteration: 0 Instance: /fsm_moore2p_tb

M 128> run

** Note: PASSED:odd state , x=1
   Time: 120 ns Iteration: 0 Instance: /fsm_moore2p_tb
```

