



---

# OPL1000 Peripheral PWM Application Notes

---

[SALES@OPULINKS.COM](mailto:SALES@OPULINKS.COM)

MAY 31, 2018





# Revision History

版本号	时间	说明
v0.1	2018/05/23	Draft version
v0.2	2018/05/31	Update according to TW team review feedback



- PWM Module features
- PWM Port Resource and Setting
- Configuration by Pin-Mux Tool
- PWM module API
- Simple Configure Mode with different clock source
- Square Wave use complex configure mode
- Complex Configuration Mode Example
- Application Notice
- Reference



# PWM Module Features

- Electrical spec: up to VDDO,  $V_{OL} = 0.4v$ ,  $V_{OH} = 2.4v$ ;  $I_{OL} = 29.5mA$  (typical),  $I_{OH} = 60.3mA$  (typical)
- Two clock source: 32KHz and 22MHz clock
- Two configuration mode: Simple mode and Complex mode.
- Simple Mode: 3 parameters need to set.
  - ① Clock source
  - ② Duty rate : 1%~100%, precise 1%
  - ③ Output frequency (Hz unit)
- Complex Mode: 7 parameters, duty rate can varies, precise is higher than simple mode.
  - ① PWM period, defined in clock cycles number
  - ② Ramp up and ramp down interval
  - ③ Bright and Dull duration can be defined independently
  - ④ Hold bright and dull duration can be defined independently

# PWM Port Resource and Setting

OPL1000 support 6 PWM port, PWM0~PWM5

Index	PWM	IO-Idx	Pin-Loc	Pin @DEVKIT
1	PWM0	IO23	29	J2 – Pin2
2	PWM1	IO22	48	J2 – Pin13
3	PWM2	IO21	47	J2 – Pin12
4	PWM3	IO20	46	J2 – Pin11
5	PWM4	IO19	45	J2 – Pin10
6	PWM5	IO18	44	J2 – Pin9

DEVKIT GPIO mapping

		ANT		
Pin Name	Pin No		Pin No	Pin Name
GND	pin 14		pin 14	GND
GPIO22	pin 13		pin 13	+3V3
GPIO21	pin 12		pin 12	GND
GPIO20	pin 11		pin 11	CHIP_EN
GPIO19	pin 10		pin 10	RST_N
GPIO18	pin 9		pin 9	GPIO0(REV)
GND	pin 8		pin 8	GPIO1(REV)
GPIO11	pin 7		pin 7	GPIO2
GPIO10	pin 6		pin 6	GPIO3
GPIO9(REV)	pin 5		pin 5	GPIO4
GPIO8(REV)	pin 4		pin 4	Ex_5V
GPIO7(REV)	pin 3		pin 3	GND
GPIO23	pin 2		pin 2	GPIO5
GND	pin 1	USB	pin 1	GPIO6

# Configuration by Pin-Mux Tool

- Pin-Mux tool only provide simple mode PWM configuration method
- Complex mode setting need to define PWM module of OPL1000\_periph directly
- Clock source shall be same for multiple PWM port

The screenshot shows the PWM configuration tab in the Pin-Mux Tool. At the top, there are tabs for IO, UART, SPI, I2C, PWM, AUX/ADC, and GPIO. The PWM tab is selected. Below the tabs, the 'Clock Source' is set to 'CLK\_22MHz'. There are six PWM channels, each with an 'Enable' checkbox, a 'Duty' input field, and a 'Clock (Hz)' input field. All channels are currently disabled, and their duty and clock values are set to 90 and 1000 respectively.

Channel	Enable	Duty	Clock (Hz)
PWM0 - IO23	<input type="checkbox"/>	90	1000
PWM1 - IO22	<input type="checkbox"/>	90	1000
PWM2 - IO21	<input type="checkbox"/>	90	1000
PWM3 - IO20	<input type="checkbox"/>	90	1000
PWM4 - IO19	<input type="checkbox"/>	90	1000
PWM5 - IO18	<input type="checkbox"/>	90	1000



# PWM Module API (1)

- Hal\_Pinmux\_Pwm\_Init: Initialize PWM module
- Hal\_Pinmux\_Pwm\_Config: Configure PWM port, include pin assignment and parameter setting
- Hal\_Pinmux\_Pwm\_Enable: Enable defined PWM port, single or multiple
- Hal\_Pinmux\_Pwm\_Disable: Disable PWM port, certain on port or multiple ports
- Hal\_PinMux\_Get\_Index : Get PWM index according to assigned Pin number
- T\_OPL1000\_Periph OPL1000\_periph: global variable, defines peripheral resource, include PWMport
  - Element: uint8\_t pwm\_num – defines how many PWM ports need to config
  - Element: \_OPL1000\_Pwm pwm[PWM\_MAX\_NUM] – defined pin assignment and other parameters





# PWM Module API (2)

T\_OPL1000\_Pwm structure definition:

- uint8\_t pin; // PWM pin assignment
- E\_PwmClkSrc\_t clkSrc; // clock source, 32kHz or 22MHz clock
- E\_PwmCfgType\_t cfgType; // Configuration mode, simple or complex mode
- uint8\_t duty; // duty rate, from 1 to 100, corresponding to 1% to 100%
- uint32\_t clkHz; // output PWM waveform frequency, in Hz unit
- uint32\_t period; // the tick count in one PWM cycle
- uint32\_t dutyBright; // max tick count of high level in on PWM cycle
- uint32\_t dutyDull; // min tick count of high level in one PWM cycle
- uint32\_t rampUp; // delta count from dull to bright per clock cycle
- uint32\_t rampDown; // delta count from bright to dull per clock cycle
- uint32\_t holdBright; // hold times of the bright state
- uint32\_t holdDull; // hold times the dull state





# PWM Module API (3)

PWM Setting process flow:

1. Use pin-mux tool to define PWM port resource (generate OPL1000\_pin\_mux\_define.c file)
2. Get PWM port number from OPL1000\_periph variable
3. Initialize PWM module
4. Disable all PWM port output
5. Enter loop processing.
  - For each PWM port , get PWM index according to IO Pin number
  - Calculate pwm\_index\_mask for multiple PWM port case
  - Call Hal\_Pinmux\_Pwm\_Config to config each PWM port
5. Enable PWM port according to combined pwm\_index\_mask

// Example code:

```
uint8_t pwm_num = OPL1000_periph.pwm_num;
uint8_t i,pwm_index_mask = 0, pwm_idx;


if(pwm_num > 0)
{
    Hal_Pinmux_Pwm_Init();
    // Disable all PWM output
    Hal_Pinmux_Pwm_Disable(HAL_PWM_IDX_ALL);
    for (i=0; i<pwm_num;i++)
    {
        pwm_idx = Hal_PinMux_Get_Index(OPL1000_periph.pwm[i].pin);
        pwm_index_mask = pwm_index_mask | pwm_idx;
        // pwm[0] corresponding to PWM4 - IO19, complex mode config
        Hal_Pinmux_Pwm_Config(&OPL1000_periph.pwm[i]);
    }
    Hal_Pinmux_Pwm_Enable(pwm_index_mask);
}
```



## Simple Configure Mode (32kHz clock source)

PWM1: {OPL1000\_IO22\_PIN, CLK\_32KHz,CFG\_SIMPLE,20,10000,0,0,0,0,0,0}: CH1, 20% duty, 10kHz; 32kHz clock source


PWM4: {OPL1000\_IO19\_PIN, CLK\_32KHz ,CFG\_SIMPLE,50,3000,0,0,0,0,0,0,0}: CH2, 50% duty, 3kHz; 32kHz clock source



## Simple Configure Mode (22MHz clock source)

PWM1: {OPL1000\_IO22\_PIN,CLK\_22MHz,CFG\_SIMPLE,20,10000,0,0,0,0,0,0}: CH1, 20% duty, 10kHz; 22MHz clock source

PWM4: {OPL1000\_IO19\_PIN,CLK\_22MHz,CFG\_SIMPLE,50,3000,0,0,0,0,0,0,0}: CH2, 50% duty, 3kHz; 22MHz clock source





## Square Wave use complex configure mode (1)

PWM parameter setting:



{OPL1000\_IO22\_PIN,CLK\_22MHz,CFG\_COMPLEX,20,10000,1,1,0,1,1,1,499}

- Clock cycle is  $1/22\text{MHz} = 45\text{ns}$ , PWM cycle =  $(1+499)*\text{clock\_cycle} = 22.7\mu\text{s}$
- Bright pulse (high level) width = 1 clock cycle
- Because Duty\_dull = 0 and ramp\_down = 1, then next cycle bright (high level) is 0
- Enter into Dull state, keep for 499 clock cycles.
- Turn to ramp up stage, duty is changed to “Bright” state, keep 1 cycle (hold\_bright =1)
- Hence one repeat pattern duration is:  $1+499=500$  clock cycle
- duty rate is fixed to  $(1/500) = 0.2\%$ . Dull rate =  $1-\text{duty} = 99.8\%$

Parameters	Value
PWM period	1
Duty_Bright	1
Duty_Dull	0
Ramp_Up	1
Ramp_Down	1
Hold_Bright	1
Hold_Dull	499

# Complex Configuration Mode (2)

- Period = 22.68us, Freq = 1/Period = 44.1 KHz
- high level pulse width = 55.24ns, whole period = 22.68us, hence duty\_rate = 0.24%





# Complex Configuration Example

{OPL1000\_IO22\_PIN,CLK\_32KHz,CFG\_COMPLEX,20,10000,100,80,20,5,10,4,8}

- PWM period is fixed, but duty rate is changed between 20% ~ 80%
- Clock cycle is  $1/32\text{KHz} = 31.25\mu\text{s}$ , PWM cycle =  $100 \times \text{clock\_cycle} = 3.125\text{ms}$
- Duty is reduced from 80 clock cycle to 20, reduce interval is 10. hence needs 6 PWM cycle
- then keep Duty@20 clk\_cycle for 8 PWM cycle
- Duty is increased from 20 clock cycle to 80, increase interval is 5, hence needs 12 PWM cycle
- then keep Duty@80 clk\_cycle for 4 PWM cycle
- One repeat pattern duration is :  $6 + 8 + 12 + 4 = 30$  PWM cycles


Parameters	Value
PWM period	100
Duty_Bright	80
Duty_Dull	20
Ramp_Up	5
Ramp_Down	10
Hold_Bright	4
Hold_Dull	8

Ramp_Down Duration	Hold_Dull Duration	Ramp_Up Duration	Hold_Bright Duration
6 PWM cycle	8 PWM cycle	12 PWM cycle	4 PWM cycle




# Complex Setting: Overall picture

- Ramp\_up time =  $(80-20)/10 = 6$
- Hold\_dull = 8
- Ramp\_down time =  $(80-20)/5 = 12$
- Hold\_Bright = 4
- Total =  $6+8+12+4=30$



# Complex Setting: Duty\_Bright


- Duty\_Bright = 80 cycle. In theory it is  $T = 80 * (1/32\text{kHz}) = 2.5\text{ms}$
- Due to equipment measurement error, one clock cycle is 30 us instead of 31.25us, hence “bright” width =  $80 * 30 = 2.4\text{ms}$






# Complex Setting: Hold Bright State

- Hold\_Bright = 4, back count from 0ms, there are 4 cycles BIGHT state. High pulse width =  $80 * \text{clock\_cycle} = 80 * (1/32\text{kHz}) = 2.5 \text{ ms}$
- From 0ms time line, Bright is 80 cycle, period = 100 cycle =  $100 * (1/32\text{KHz}) = 3.125 \text{ ms}$




# Complex Setting: Ramp\_Down Stage

- Duty\_Bright = 80, Ramp\_down = 10, hence duty bright is reduced from 80 to 20 cycle, pass  $(80-20)/10 = 6$  periods
- Start from timeline t1 = 0ms, end to timeline t2 =  $6 * [100 * (1/32\text{KHz})] = 18.75 \text{ ms}$ . Real is  $6 * 3 = 18\text{ms}$




# Complex Setting: Duty\_Dull

- $\text{Duty\_Dull} = 20 \text{ clock cycle, width equals } 20 * (1/32\text{KHz}) = 625\mu\text{s}.$
- Hold Dull stage, from timeline  $t_3 = 7 * [100 * (1/32\text{KHz})] = 21.875\text{ms}$ . Keep  $\text{Hold\_dull} = 8 \text{ period}$ , duration is 25 ms




# Complex Setting: Hold Dull Stage

- $\text{Hold\_dull} = 8$ , from 2<sup>nd</sup>, keep 8 cycles DULL state. High pulse width =  $20 * \text{clock\_cycle} = 20 * (1/32\text{kHz}) = 625\text{us}$
- From 9<sup>th</sup>, duty\_dull is increased. timeline =  $(6+8+1) * 100 * (1/32\text{kHz}) = 46.875\text{ms}$ . Its width =  $20+5$  (clock cycle) =  $25 * (1/32\text{kHz}) = 781\text{us}$



# Complex Setting: Ramp up procedure

- Start time = 46.875ms. Ramp\_up = 5, period count =  $(80-20)/5 = 12$ , end timeline =  $(6+8+12) * 100 * (1/32\text{KHz}) = 81.25\text{ms}$
- “Bright” pulse duration = 80 clock cycle = 2.5ms, Hold\_Bright=4, keep  $4 * 100 * (1/32\text{KHz}) = 12.5\text{ ms}$  duration. Real is  $4 * 3\text{ms} = 12\text{ ms}$ .





# Application Notice

- In one application PWM port clock source shall be one choice.
- Both “Simple Mode “ and “Complex mode” can generate regular square wave which duty rate is fix value
- “simple mode” duty rate precise is 1%.
- “complex mode” setting can get higher precision duty rate (< 1%), depends on PWM waveform frequency.
- Roughly output waveform freq and duty precise have inverse relation. The formula is:

$(f_{\text{clock}}/f_{\text{pwm}})*p_{\text{duty}} > 1$  here  $f_{\text{clock}}$  is clock souce freq,  $f_{\text{pwm}}$  is output waveform frequency,  $p_{\text{duty}}$  is duty rate.

In one words, if  $f_{\text{pwm}}$  is higher then duty rate precise will be lower.

- Maximum output waveform frequency is half of clock source frequency.
- Minimum output waveform frequency is clock source frequency div 511.





1. [OPL1000-pinmux-tool-user-guide.pdf](#)
2. [OPL1000-DS-R04.pdf](#)
3. [OPL1000-HDK-R02.pdf](#)
4. [A0\\_MODULE\\_MOTHER\\_BOARD\\_2018\\_02\\_28.pdf](#)