

# 1. Description

# 1.1. Project

Project Name	SSS_CIS
Board Name	custom
Generated with:	STM32CubeMX 6.10.0
Date	02/12/2024


# 1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H745/755
MCU name	STM32H745IIKx
MCU Package	UFBGA176
MCU Pin number	201

# 1.3. Core(s) information

Core(s)	ARM Cortex-M7
	ARM Cortex-M4

# 2. Pinout Configuration



UFBGA176 +25 (Top view)

# 3. Pins Configuration

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
A1	VSS	Power		
A2	PB8 *	I/O	GPIO_Output	OLED_RESET
A3	VDDLDO	Power		
A4	VCAP	Power		
A5	PB6	I/O	USART1_TX	
A7	PG11	I/O	ETH_TX_EN	
A9	PD3	I/O	SPI2_SCK	
A10	PD1	I/O	FMC_D3	
A11	PA15 (JTDI) *	I/O	GPIO_Input	MEMS_FSYNC
A12	PA14 (JTCK/SWCLK)	I/O	DEBUG_JTCK-SWCLK	
A13	VDDLDO	Power		
A14	VCAP	Power		
A15	VSS	Power		
В3	PB9	I/O	SPI2_NSS	MEMS_CS
B5	PB7	I/O	USART1_RX	
В7	PG13	I/O	ETH_TXD0	
B8	PD7	I/O	FMC_NE1	
B9	PD5	I/O	FMC_NWE	
B13	PA13 (JTMS/SWDIO)	I/O	DEBUG_JTMS-SWDIO	
B15	PA12 *	I/O	GPIO_Output	CIS_RS
C2	VSS	Power		
C5	воото	Boot		
C7	PG14	I/O	ETH_TXD1	
C9	PD4	I/O	FMC_NOE	
C10	PD0	I/O	FMC_D2	
D2	PC14-OSC32_IN (OSC32_IN) *	I/O	GPIO_Output	ETH_RST
D4	PDR_ON	Reset		
D5	VDD	Power		
D6	VSS	Power		
D10	VSS	Power		
D11	VDD	Power		
D13	PA9	I/O	TIM1_CH2	CIS_CP
D14	PC8	I/O	TIM8_CH3	CIS_SP
E1	VSS	Power	_	_
E2	VBAT	Power		


Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
	reset)		( )	
E4	VDD	Power		
E12	VDD	Power		
E14	PC6	I/O	TIM3_CH1	CIS_LED_B
E15	VDD50_USB	Power		
F1	VLXSMPS	Power		
F2	VSSSMPS	Power		
F4	PF0	I/O	FMC_A0	
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F12	VSS	Power		
F13	VDD33_USB	Power		
F15	PG5 *	I/O	GPIO_Output	EN_12V
G1	VDDSMPS	Power		
G2	VFBSMPS	Power		
G4	VDD	Power		
G6	VSS	Power		
G7	VSS	Power		
G8	VSS	Power		
G9	VSS	Power		
G10	VSS	Power		
G15	PG2 *	I/O	GPIO_Output	EN_5V
H1	PF6	I/O	QUADSPI_BK1_IO3	
H6	VSS	Power		
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VDD	Power		
H14	PD14	I/O	FMC_D0	
H15	PD13	I/O	TIM4_CH2	CIS_LED_R
J1	PH0-OSC_IN (PH0)	I/O	RCC_OSC_IN	
J2	PF8	I/O	QUADSPI_BK1_IO0	
J3	PF7	I/O	QUADSPI_BK1_IO2	
J4	PF9	I/O	QUADSPI_BK1_IO1	
J6	VSS	Power		
J7	VSS	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
	reset)		(-)	
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	PD15	I/O	FMC_D1	
J14	VSS	Power	·• ·	
K1	PH1-OSC_OUT (PH1)	I/O	RCC_OSC_OUT	
K2	VSS	Power		
K3	PF10	I/O	QUADSPI_CLK	
K4	VDD	Power	_	
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K12	VSS	Power		
K14	PB15	I/O	SPI2_MOSI	
K15	PB14	I/O	SPI2_MISO	
L1	NRST	Reset		
L3	PC1	I/O	ETH_MDC	
L4	VREF-	Power		
L12	VDD	Power		
L14	PD8	I/O	GPIO_EXTI8	MEMS_INT
M4	VDDA	Power		
M5	VDD	Power		
M6	VSS	Power		
M7	PC5	I/O	ETH_RXD1	
M9	VDD	Power		
M10	VSS	Power		
M12	PE14	I/O	GPIO_EXTI14	SW_3
N2	PC3_C	I/O	ADC3_INP1	CIS_ADC_3
N3	VSSA	Power		
N6	PA7	I/O	ETH_CRS_DV	
N8	PE8	I/O	FMC_D5	
N12	PB10	I/O	QUADSPI_BK1_NCS	
N15	PH12	I/O	TIM5_CH3	CIS_LED_G
P2	PA1	I/O	ETH_REF_CLK	
P3	PA1_C	I/O	ADC2_INP1	CIS_ADC_2
P9	PE7	I/O	FMC_D4	
P12	PE12 *	I/O	GPIO_Output	LED3

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
P13	PE13	I/O	GPIO_EXTI13	SW_2
P14	PE15	I/O	GPIO_EXTI15	SW_1
P15	PH6 *	I/O	GPIO_Output	LED1
R1	VSS	Power		
R2	PA2	I/O	ETH_MDIO	
R3	PA0_C	I/O	ADC1_INP0	CIS_ADC_1
R6	PC4	I/O	ETH_RXD0	
R9	PE10	I/O	FMC_D7	
R11	PE9	I/O	FMC_D6	
R12	PE11 *	I/O	GPIO_Output	LED2
R13	VCAP	Power		
R14	VDDLDO	Power		
R15	VSS	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



Page 7

# 5. Software Project

# 5.1. Project Settings

Name	Value
Project Name	SSS_CIS
Project Folder	/Users/zhonx/Documents/Workspaces/Workspace_SSS/SSS_CIS
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_H7 V1.11.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x400
Minimum Stack Size	0x800

# 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	Yes
consumption)	
Enable Full Assert	No

# 5.3. Advanced Settings - Generated Function Calls ARM Cortex-M7

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_ADC1_Init	ADC1
5	MX_ADC2_Init	ADC2
6	MX_ADC3_Init	ADC3
7	MX_FMC_Init	FMC
8	MX_USART1_UART_Init	USART1
9	MX_TIM1_Init	TIM1
10	MX_TIM3_Init	TIM3
11	MX_TIM4_Init	TIM4

Rank	Function Name	Peripheral Instance Name
12	MX_TIM5_Init	TIM5
13	MX_TIM8_Init	TIM8
14	MX_RNG_Init	RNG
15	MX_CRC_Init	CRC
16	MX_LWIP_Init	LWIP
17	MX_TIM15_Init	TIM15
18	MX_TIM6_Init	TIM6
19	MX_QUADSPI_Init	QUADSPI
20	MX_SPI2_Init	SPI2

# 5.4. Advanced Settings - Generated Function Calls ARM Cortex-M4

Rank	Function Name	Peripheral Instance Name
1	MX_DMA_Init	DMA
2	MX_GPIO_Init	GPIO
3	MX_FMC_Init	FMC
4	MX_USART1_UART_Init	USART1

# 1. Power Consumption Calculator report

# 1.1. Microcontroller Selection

Series	STM32H7
Line	STM32H745/755
мси	STM32H745IIKx
Datasheet	DS12923_Rev1

# 1.2. Parameter Selection

Temperature	25
Vdd	3.0

# 2. Peripherals and Middlewares Configuration

# 2.1. ADC1 mode: IN0

### 2.1.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler Synchronous clock mode divided by 4 \*

Resolution \* ADC 12-bit resolution \*

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Left Bit Shift No bit shift

Conversion Data Management Mode 

DMA Circular Mode \*

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Timer 1 Capture Compare 1 event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 0
Sampling Time 1.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

2.2. ADC2

IN1: IN1 Single-ended

2.2.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler Synchronous clock mode divided by 4 \*

Resolution \* ADC 12-bit resolution \*

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Left Bit Shift No bit shift

Conversion Data Management Mode DMA Circular Mode \*

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Timer 1 Capture Compare 1 event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 1
Sampling Time 1.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

#### 2.3. ADC3

## IN1: IN1 Single-ended

### 2.3.1. Parameter Settings:

#### Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D3

ADC\_Settings:

Clock Prescaler Synchronous clock mode divided by 4 \*

Resolution \* ADC 12-bit resolution \*

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Left Bit Shift No bit shift

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular ConversionsEnableEnable Regular OversamplingDisableNumber Of Conversion1

External Trigger Conversion Source Timer 1 Capture Compare 1 event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

ChannelChannel 1Sampling Time1.5 CyclesOffset NumberNo offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

#### **2.4. CORTEX M7**

### 2.4.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**Speculation default mode Settings:** 

Speculation default mode Disabled

**Cortex Interface Settings:** 

CPU ICache Enabled \*
CPU DCache Enabled \*

**Cortex Memory Protection Unit Control Settings:** 

MPU Control Mode Background Region Privileged accesses only + MPU Disabled

during hard fault, NMI and FAULTMASK handlers \*

**Cortex Memory Protection Unit Region 0 Settings:** 

MPU Region Enabled \*

MPU Region Base Address 0x30044000 \*

MPU Region Size 32KB \*
MPU SubRegion Disable 0x0 \*

MPU TEX field level level 1 \*

MPU Access Permission ALL ACCESS PERMITTED \*

MPU Instruction Access

MPU Shareability Permission

DISABLE \*

MPU Cacheable Permission

DISABLE

MPU Bufferable Permission DISABLE

Cortex Memory Protection Unit Region 1 Settings:

MPU Region Enabled \*

ADIL Desire Been Address

MPU Region Base Address 0x30040000 \*

MPU Region Size 1KB \*

MPU SubRegion Disable 0x0 \*

MPU TEX field level level 0

MPU Access Permission ALL ACCESS PERMITTED \*

MPU Instruction Access

MPU Shareability Permission

ENABLE \*

MPU Cacheable Permission

DISABLE

MPU Bufferable Permission

ENABLE \*

**Cortex Memory Protection Unit Region 2 Settings:** 

MPU Region Enabled \*

MPU Region Base Address 0x24000000 \*

MPU Region Size 64B \*
MPU TEX field level level 0

MPU Access Permission ALL ACCESS PERMITTED \*

MPU Instruction Access

MPU Shareability Permission

DISABLE \*

MPU Cacheable Permission DISABLE
MPU Bufferable Permission DISABLE

**Cortex Memory Protection Unit Region 3 Settings:** 

MPU Region Disabled

Cortex Memory Protection Unit Region 4 Settings:

MPU Region

Disabled

**Cortex Memory Protection Unit Region 5 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 6 Settings:** 

MPU Region Disabled

Cortex Memory Protection Unit Region 7 Settings:

MPU Region Disabled

Cortex Memory Protection Unit Region 8 Settings:

MPU Region Disabled

**Cortex Memory Protection Unit Region 9 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 10 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 11 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 12 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 13 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 14 Settings:** 

MPU Region Disabled

**Cortex Memory Protection Unit Region 15 Settings:** 

MPU Region Disabled

2.5. CRC

mode: Activated

2.5.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D3

**Basic Parameters:** 

Default Polynomial State Enable
Default Init Value State Enable

**Advanced Parameters:** 

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

**2.6. DEBUG** 

**Debug: Serial Wire** 

2.6.1. Core(s) Settings:

Context(s): Cortex-M7

Cortex-M4

Initialized Context: Cortex-M7

Power Domain:

#### 2.7. ETH

Mode: RMII

#### 2.7.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7
Initialized Context:

Power Domain: D2

**General: Ethernet Configuration:** 

Warning The ETH can work only when RAM is pointing at 0x24000000

Note PHY Driver must be configured from the LwIP 'Platform Settings' top right tab

Cortex-M7

Ethernet MAC Address 00:80:E1:00:00:00

Tx Descriptor Length 4

First Tx Descriptor Address 0x30040200 \*

Rx Descriptor Length 4

First Rx Descriptor Address 0x30040000 \*

Rx Buffers Length 1524 \*

#### 2.8. FMC

## NOR Flash/PSRAM/SRAM/ROM/LCD 1

**Chip Select: NE1** 

Memory type: LCD Interface LCD Register Select: A0

Data: 8 bits

2.8.1. NOR/PSRAM 1:

#### Core(s) Settings:

Context(s): Cortex-M7

Cortex-M4

Initialized Context: Cortex-M4

Power Domain: D1

**NOR/PSRAM** control:

Memory type LCD Interface

Bank 1 NOR/PSRAM 1

Write operation Enabled

Write FIFO Enabled

Extended mode Enabled \*

NOR/REPAM timing:

NOR/PSRAM timing:

Address setup time in HCLK clock cycles

Data setup time in HCLK clock cycles

10 \*

Bus turn around time in HCLK clock cycles

5 \*

Access mode

NOR/PSRAM timing for write accesses:

Extended address setup time

8 \*

Extended data setup time

10 \*

Extended bus turn around time

5 \*

Extended access mode

## 2.8.2. Bank Mapping:

### Core(s) Settings:

Context(s): Cortex-M7

Cortex-M4

Initialized Context: Cortex-M4

Power Domain: D1

**Mapping parameters:** 

FMC bank mapping Default mapping

#### 2.9. QUADSPI

**QuadSPI Mode: Bank1 with Quad SPI Lines** 

## 2.9.1. Parameter Settings:

#### Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**General Parameters:** 

Clock Prescaler 255
Fifo Threshold 1

Sample Shifting No Sample Shifting

Flash Size 1

 Chip Select High Time
 1 Cycle

 Clock Mode
 Low

 Flash ID
 Flash ID 1

 Dual Flash
 Disabled

#### 2.10. RCC

## High Speed Clock (HSE): Crystal/Ceramic Resonator

## 2.10.1. Parameter Settings:

## Core(s) Settings:

Context(s): Cortex-M7

Cortex-M4

Initialized Context: Cortex-M7

Power Domain: D3

#### **Power Parameters:**

SupplySource PWR\_DIRECT\_SMPS\_SUPPLY
Power Regulator Voltage Scale Power Regulator Voltage Scale 1

### **RCC Parameters:**

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000
CSI Calibration Value 32
HSI Calibration Value 64

#### **System Parameters:**

VDD voltage (V) 3.3

Flash Latency(WS) 2 WS (3 CPU cycle)

Product revision rev.V

### **PLL range Parameters:**

PLL1 clock Input range
PLL2 input frequency range
Between 4 and 8 MHz
PLL1 clock Output range
Wide VCO range
PLL2 clock Output range
Wide VCO range

#### 2.11. RNG

#### mode: Activated

### 2.11.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

Clock Error Detection Enable

2.12. SPI2

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

2.12.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Basic Parameters:** 

Frame Format Motorola

Data Size 8 Bits \*

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 4 \*

Baud Rate 20.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold 01 Data

Tx Crc Initialization Pattern

Rx Crc Initialization Pattern

Rx Crc Initialization Pattern

All Zero Pattern

All Zero Pattern

Nss Polarity

Master Ss Idleness

10 Cycle \*

Master Inter Data Idleness 00 Cycle

Master Receiver Auto Susp Enable \*

Master Keep lo State Enable \*

IO Swap Disabled

2.13. SYS

Timebase Source: SysTick

2.13.1. Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain:

2.14. SYS M4

Timebase Source: SysTick

2.14.1. Core(s) Settings:

Context(s): Cortex-M4

Initialized Context: Cortex-M4

Power Domain:

2.15. TIM1

Slave Mode: Gated Mode Trigger Source: ITR0

**Channel1: PWM Generation No Output** 

**Channel2: PWM Generation CH2** 

2.15.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable
Slave Mode Controller Gated Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Enable (Trigger delayed for master/slaves simultaneous start)

\*

Trigger Event Selection TRGO Update Event \*

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

Digital Input
 COMP1
 COMP2
 Disable
 DFSDM
 Disable

**Break And Dead Time management - BRK2 Configuration:** 

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

**BRK2 Sources Configuration** 

Digital Input
 COMP1
 COMP2
 Disable
 DFSDM
 Disable

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

**Clear Input:** 

Clear Input Source Disable

**PWM Generation Channel 1:** 

Mode PWM mode 2 \*

Pulse (16 bits value)

pulseValueCH1 \*

Output compare preload Enable

Fast Mode Enable \*

CH Polarity High

CH Idle State Reset

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (16 bits value) pulseValueCH2 \*

Output compare preload Enable

Fast Mode Enable \*

CH Polarity High

CH Idle State Reset

2.16. TIM3

Slave Mode: Gated Mode Trigger Source: ITR0

**Channel1: PWM Generation CH1** 

2.16.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

Internal Clock Division (CKD) Division by 4 \*

auto-reload preload Disable
Slave Mode Controller Gated Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**Clear Input:** 

Clear Input Source Disable

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (16 bits value) pulseValue \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High

2.17. TIM4

Slave Mode: Gated Mode

**Trigger Source: ITR0** 

**Channel2: PWM Generation CH2** 

2.17.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

Internal Clock Division (CKD) Division by 4 \*

auto-reload preload Disable
Slave Mode Controller Gated Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**Clear Input:** 

Clear Input Source Disable

**PWM Generation Channel 2:** 

Mode PWM mode 1
Pulse (16 bits value) pulseValue \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High

2.18. TIM5

Slave Mode: Gated Mode

**Trigger Source: ITR0** 

**Channel3: PWM Generation CH3** 

2.18.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) counterPeriod \*
Internal Clock Division (CKD) Division by 4 \*

auto-reload preload Disable
Slave Mode Controller Gated Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**Clear Input:** 

Clear Input Source Disable

**PWM Generation Channel 3:** 

Mode PWM mode 1
Pulse (32 bits value) pulseValue \*

Output compare preload Enable
Fast Mode Disable
CH Polarity High

2.19. TIM6

mode: Activated

2.19.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

2.20. TIM8

**Slave Mode: Gated Mode** 

**Trigger Source: ITR0** 

**Channel3: PWM Generation CH3** 

2.20.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

Internal Clock Division (CKD) Division by 4 \*

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable
Slave Mode Controller Gated Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

- Digital Input Disable

COMP1 DisableCOMP2 DisableDFSDM Disable

**Break And Dead Time management - BRK2 Configuration:** 

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

**BRK2 Sources Configuration** 

Digital Input
 COMP1
 COMP2
 Disable
 DFSDM
 Disable

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

**Clear Input:** 

Output compare preload

Clear Input Source Disable

**PWM Generation Channel 3:** 

Mode PWM mode 1
Pulse (16 bits value) pulseValue \*

Enable

Fast Mode Enable \*
CH Polarity High
CH Idle State Reset

#### 2.21. TIM15

## **Channel1: PWM Generation No Output**

## 2.21.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D2

**Counter Settings:** 

Prescaler (PSC - 16 bits value) prescalerValue \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) counterPeriod \*

Internal Clock Division (CKD) Division by 4 \*

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Enable (Trigger delayed for master/slaves simultaneous start)

\*

Trigger Event Selection Enable (CNT\_EN) \*

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

Digital Input
COMP1
Disable
COMP2
Disable
DFSDM
Disable

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

**PWM Generation Channel 1:** 

Mode PWM mode 1
Pulse (16 bits value) pulseValue \*

Output compare preload Enable

Fast Mode Enable \*

CH Polarity High

CH Idle State Reset

2.22. USART1

**Mode: Asynchronous** 

2.22.1. Parameter Settings:

Core(s) Settings:

Context(s): Cortex-M7

Cortex-M4

Initialized Context: Cortex-M7

Power Domain: D2

**Basic Parameters:** 

Baud Rate 2000000 \*

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1
Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Disable **Data Inversion** TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

## 2.23. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

### 2.23.1. General Settings:

#### Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**LwIP Version:** 

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.1.2

IPv4 - DHCP Options:

LWIP\_DHCP (DHCP Module)

Disabled \*

**IP Address Settings:** 

IP\_ADDRESS (IP Address) 192.168.000.010 \*

NETMASK\_ADDRESS (Netmask Address) 255.255.255.000 \*

GATEWAY\_ADDRESS (Gateway Address) 000.000.000.000

**RTOS Dependency:** 

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*)

RTOS\_USE\_NEWLIB\_REENTRANT (No RTOS - 2)

Disabled

**Platform Settings:** 

PHY Driver Choose/LAN8742

**Protocols Options:** 

 LWIP\_ICMP (ICMP Module Activation)
 Enabled

 LWIP\_IGMP (IGMP Module)
 Disabled

 LWIP\_DNS (DNS Module)
 Disabled

 LWIP\_UDP (UDP Module)
 Enabled

 MEMP\_NUM\_UDP\_PCB (Number of UDP Connections)
 1 \*

 LWIP\_TCP (TCP Module)
 Disabled

 MEMP\_NUM\_TCP\_PCB (Number of TCP Connections)
 0 \*

## 2.23.2. Key Options:

#### Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

Infrastructure - OS Awarness Option:

NO\_SYS (OS Awarness)

OS Not Used

**Infrastructure - Timers Options:** 

LWIP\_TIMERS (Use Support For sys\_timeout) Enabled

**Infrastructure - Core Locking and MPU Options:** 

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection)

Disabled

**Infrastructure - Heap and Memory Pools Options:** 

MEM\_SIZE (Heap Memory Size) 1600

LWIP\_RAM\_HEAP\_POINTER (RAM Heap Pointer) 0x30044000 \*

**Infrastructure - Internal Memory Pool Sizes:** 

MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs) 16

MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks) 4

MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections) 8

MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued) 16

MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

**Pbuf Options:** 

PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool)

16
PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool)

592

IPv4 - ARP Options:

LWIP\_ARP (ARP Functionality) Enabled

**Callback - TCP Options:** 

TCP\_TTL (Number of Time-To-Live Used by TCP Packets) 255
TCP\_WND (TCP Receive Window Maximum Size) 2144

TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets)

Enabled \*

 LWIP\_TCP\_SACK\_OUT (Allow Sending Selective Acknowledgements)
 Disabled

 TCP\_MSS (Maximum Segment Size)
 536

 TCP\_SND\_BUF (TCP Sender Buffer Space)
 1072

 TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender)
 9

**Network Interfaces Options:** 

 LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes)
 Disabled

 LWIP\_NETIF\_EXT\_STATUS\_CALLBACK (Extended Callback Function for several netif)
 Disabled

 LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes)
 Enabled

**NETIF - Loopback Interface Options:** 

LWIP\_NETIF\_LOOPBACK (NETIF Loopback)

Disabled

**Thread Safe APIs - Socket Options:** 

LWIP\_SOCKET (Socket API) Disabled

2.23.3. PPP:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**PPP Options:** 

PPP\_SUPPORT (PPP Module) Disabled

2.23.4. IPv6:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain:

IPv6 Options:
LWIP\_IPv6 (IPv6 Protocol)
Disabled

2.23.5. HTTPD:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**HTTPD Options:** 

LWIP\_HTTPD (LwIP HTTPD Support \*\* CubeMX specific \*\*)

Disabled

2.23.6. SNMP:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**SNMP Options:** 

LWIP\_SNMP (LwIP SNMP Agent) Disabled

2.23.7. SNTP/SMTP:

Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

**SNTP Options:** 

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*) Disabled

**SMTP Options:** 

LWIP\_SMTP (LWIP SMTP Support \*\* CubeMX specific \*\*)

Disabled

2.23.8. MDNS/TFTP:

Core(s) Settings: Context(s): Cortex-M7 Initialized Context: Cortex-M7 Power Domain: D1 **MDNS Options:** LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*) Disabled **TFTP Options:** LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*) Disabled 2.23.9. Perf/Checks: Core(s) Settings: Context(s): Cortex-M7 Initialized Context: Cortex-M7 Power Domain: D1 **Sanity Checks:** LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks) Enabled \* LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks) Enabled \* **Performance Options:** Disabled LWIP\_PERF (Performace Testing for LwIP) 2.23.10. Statistics: Core(s) Settings: Context(s): Cortex-M7 Initialized Context: Cortex-M7 Power Domain: D1 **Debug - Statistics Options:** LWIP\_STATS (Statictics Collection) Disabled 2.23.11. Checksum: Core(s) Settings:

Cortex-M7

Context(s):

Initialized Context: Cortex-M7

Power Domain: D1

#### Infrastructure - Checksum Options:

CHECKSUM\_BY\_HARDWARE (Hardware Checksum \*\* CubeMX specific \*\*) Enabled LWIP\_CHECKSUM\_CTRL\_PER\_NETIF (Generate/Check Checksum per Netif) Disabled Disabled CHECKSUM\_GEN\_IP (Generate Software Checksum for Outgoing IP Packets) Disabled CHECKSUM\_GEN\_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled CHECKSUM\_GEN\_TCP (Generate Software Checksum for Outgoing TCP Packets) Enabled CHECKSUM\_GEN\_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled CHECKSUM\_GEN\_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled CHECKSUM\_CHECK\_IP (Generate Software Checksum for Incoming IP Packets) Disabled CHECKSUM\_CHECK\_UDP (Generate Software Checksum for Incoming UDP Packets) Disabled CHECKSUM\_CHECK\_TCP (Generate Software Checksum for Incoming TCP Packets) CHECKSUM\_CHECK\_ICMP (Generate Software Checksum for Incoming ICMP Packets) Enabled CHECKSUM\_CHECK\_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets) Disabled

## 2.23.12. Debug:

#### Core(s) Settings:

Context(s): Cortex-M7

Initialized Context: Cortex-M7

Power Domain: D1

#### **LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level) Mask \*

### 2.23.13. Platform Settings:

Driver\_PHY LAN8742

<sup>\*</sup> User modified value

# 3. System Configuration

# 3.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max Speed	User Label	Context	Power Domain
ADC1	PA0_C	ADC1_INP0	Analog mode	No pull-up and no pull- down	n/a	CIS_ADC_1	Cortex-M7	D2
ADC2	PA1_C	ADC2_INP1	Analog mode	No pull-up and no pull- down	n/a	CIS_ADC_2	Cortex-M7	D2
ADC3	PC3_C	ADC3_INP1	Analog mode	No pull-up and no pull- down	n/a	CIS_ADC_3	Cortex-M7	D3
DEBUG	PA14 (JTCK/S WCLK)	DEBUG_JTC K-SWCLK	n/a	n/a	n/a		Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PA13 (JTMS/S WDIO)	DEBUG_JTM S-SWDIO	n/a	n/a	n/a		Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
ЕТН	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PG14	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PA7	ETH_CRS_D V	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PA1	ETH_REF_C LK	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
FMC	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PD7	FMC_NE1	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PD5	FMC_NWE	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label	Context	Power Domain
	PD4	FMC_NOE	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull- down	Very High		Cortex-M7 Cortex-M4*	D1
QUADSPI	PF6	QUADSPI_B K1_IO3	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
	PF8	QUADSPI_B K1_IO0	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
	PF7	QUADSPI_B K1_IO2	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
	PF9	QUADSPI_B K1_IO1	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
	PF10	QUADSPI_C LK	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
	PB10	QUADSPI_B K1_NCS	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7	D1
RCC	PH0- OSC_IN (PH0)	RCC_OSC_I N	n/a	n/a	n/a		Cortex-M7* Cortex-M4	D3
	PH1- OSC_OU T (PH1)	RCC_OSC_ OUT	n/a	n/a	n/a		Cortex-M7* Cortex-M4	D3
SPI2	PD3	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PB9	SPI2_NSS	Alternate Function Push Pull	No pull-up and no pull- down	Very High *	MEMS_CS	Cortex-M7	D2
	PB15	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull- down	Very High *		Cortex-M7	D2
	PB14	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull- down	Very		Cortex-M7	D2

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed High *	User Label	Context	Power Domain
TIM1	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull- down	Mediu m *	CIS_CP	Cortex-M7	D2
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull- down	Mediu m *	CIS_LED_B	Cortex-M7	D2
TIM4	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull- down	Mediu m *	CIS_LED_R	Cortex-M7	D2
TIM5	PH12	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull- down	Mediu m *	CIS_LED_G	Cortex-M7	D2
TIM8	PC8	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull- down	Mediu m *	CIS_SP	Cortex-M7	D2
USART1	PB6	USART1_TX	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7*	D2
	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull- down	Low		Cortex-M7*	D2
GPIO	PB8	GPIO_Output	Output Push Pull	No pull-up and no pull- down	Low	OLED_RESET	Cortex-M7*	Cortex-M7*
	PA15 (JTDI)	GPIO_Input	Input mode	Pull-up *	n/a	MEMS_FSYNC	Cortex-M7*	Cortex-M7*
	PA12	GPIO_Output	Output Push Pull	No pull-up and no pull- down	Very High *	CIS_RS	Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PC14- OSC32_I N	GPIO_Output	Output Push Pull	No pull-up and no pull- down	Low	ETH_RST	Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PG5	GPIO_Output	Output Push Pull	No pull-up and no pull- down	Low	EN_12V	Cortex-M7*	Cortex-M7*
	PG2	GPIO_Output	Output Push Pull	No pull-up and no pull- down	Low	EN_5V	Cortex-M7*	Cortex-M7*
	PD8	GPIO_EXTI8	External Interrupt Mode with Falling edge	Pull-up *	n/a	MEMS_INT	Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PE14	GPIO_EXTI1	External Interrupt  Mode with  Falling edge	No pull-up and no pull- down	n/a	SW_3	Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PE12	GPIO_Output		No pull-up and no pull-	Low	LED3	Cortex-M7*	Cortex-M7*
	PE13	GPIO_EXTI1	External Interrupt Mode with Falling edge		n/a	SW_2	Cortex-M7* Cortex-M4	Cortex-M7* Cortex-M4
	PE15	GPIO_EXTI1	External Interrupt	No pull-up and no pull-	n/a	SW_1	Cortex-M7*	Cortex-M7*

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label	Context	Power
				down	Speed			Domain
		5	Mode with	down			Cortex-M4	Cortex-M4
			Falling edge					
	PH6	GPIO_Output	Output Push Pull	No pull-up and no pull-	Low	LED1	Cortex-M7*	Cortex-M7*
				down			Cortex-M4	Cortex-M4
	PE11	GPIO_Output	Output Push Pull	No pull-up and no pull-	Low	LED2	Cortex-M7*	Cortex-M7*
				down			Cortex-M4	Cortex-M4

<sup>\*</sup> Initialized context

### 3.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA1_Stream0	Peripheral To Memory	Very High *
ADC2	DMA1_Stream1	Peripheral To Memory	Very High *
ADC3	DMA2_Stream0	Peripheral To Memory	Very High *
SPI2_RX	DMA2_Stream7	Peripheral To Memory	High *
SPI2_TX	DMA2_Stream6	Memory To Peripheral	High *

### ADC1: DMA1\_Stream0 DMA request Settings:

Mode: Circular \*

Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word
Memory Data Width: Half Word
Peripheral Burst Size: Single

Memory Burst Size: Single

### ADC2: DMA1\_Stream1 DMA request Settings:

Mode: Circular \*

Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width:

Memory Data Width: Half Word
Peripheral Burst Size: Single
Memory Burst Size: Single

#### ADC3: DMA2\_Stream0 DMA request Settings:

Half Word

Mode: Circular \*

Use fifo: Enable \*

FIFO Threshold: Full

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word

Memory Data Width: Half Word

Peripheral Burst Size: Single

Memory Burst Size: Single

### SPI2\_RX: DMA2\_Stream7 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte

Memory Data Width:

### SPI2\_TX: DMA2\_Stream6 DMA request Settings:

Byte

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

### 3.3. BDMA configuration

nothing configured in DMA service

### 3.4. MDMA configuration

nothing configured in DMA service

# 3.5. NVIC configuration

# 3.5.1. NVIC1

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 stream0 global interrupt	true	0	1
DMA1 stream1 global interrupt	true	0	1
SPI2 global interrupt	true	0	3
TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts	true	0	3
DMA2 stream0 global interrupt	true	0	1
Ethernet global interrupt	true	0	2
DMA2 stream6 global interrupt	true	0	3
DMA2 stream7 global interrupt	true	0	3
PVD and AVD interrupts through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt		unused	
ADC1 and ADC2 global interrupts		unused	
EXTI line[9:5] interrupts		unused	
TIM1 break interrupt		unused	
TIM1 update interrupt		unused	
TIM1 trigger and commutation interrupts		unused	
TIM1 capture compare interrupt		unused	
TIM3 global interrupt		unused	
TIM4 global interrupt		unused	
USART1 global interrupt		unused	
TIM8 break interrupt and TIM12 global interrupt		unused	
TIM8 update interrupt and TIM13 global interrupt		unused	
TIM8 trigger and commutation interrupts and TIM14 global interrupt		unused	
TIM8 capture compare interrupt		unused	
TIM5 global interrupt		unused	
Ethernet wake-up interrupt through EXTI line 86		unused	
CM4 send event interrupt for CM7		unused	

Interrupt Table	Enable	Preenmption Priority	SubPriority			
HASH and RNG global interrupts		unused				
FPU global interrupt		unused				
QUADSPI global interrupt		unused				
TIM15 global interrupt	unused					
HSEM1 global interrupt	unused					
ADC3 global interrupt	unused					
RAM ECC diagnostic global interrupt	unused					
Hold core interrupt		unused				

## 3.5.2. NVIC1 Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 stream0 global interrupt	false	true	true
DMA1 stream1 global interrupt	false	true	true
SPI2 global interrupt	false	true	true
TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts	false	true	true
DMA2 stream0 global interrupt	false	true	true
Ethernet global interrupt	false	true	true
DMA2 stream6 global interrupt	false	true	true
DMA2 stream7 global interrupt	false	true	true

### 3.5.3. NVIC2

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0

Interrupt Table	Enable	Preenmption Priority	SubPriority		
Pendable request for system service	true	0	0		
System tick timer	true	0	0		
EXTI line[15:10] interrupts	true	0	2		
PVD and AVD interrupts through EXTI line 16	unused				
Flash global interrupt	unused				
CM7 send event interrupt for CM4	unused				
HASH and RNG global interrupts		unused			
FPU global interrupt	unused				
HSEM2 global interrupt	unused				
RAM ECC diagnostic global interrupt	unused				
Hold core interrupt	unused				

## 3.5.4. NVIC2 Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
EXTI line[15:10] interrupts	false	true	true

<sup>\*</sup> User modified value

# 4. System Views

4.1. Category view

4.1.1. Current

4.1.2. Without filters
------------------------

4.2. Context Execution view		

	 <u> </u>
4.3. Context Initialization view	

4.4.	Power	Domain	view

### 5. Docs & Resources

Type Link

BSDL files https://www.st.com/resource/en/bsdl\_model/stm32h7\_bsdl.zip

IBIS models https://www.st.com/resource/en/ibis\_model/stm32h7\_ibis.zip

System View https://www.st.com/resource/en/svd/stm32h7-svd.zip

Description

Presentations https://www.st.com/resource/en/product\_presentation/microcontrollers\_st

m32h7\_series\_product\_overview.pdf

Presentations https://www.st.com/resource/en/product\_presentation/stm32-

stm8\_embedded\_software\_solutions.pdf

Presentations https://www.st.com/resource/en/product\_presentation/stm32\_eval-

tools\_portfolio.pdf

Presentations https://www.st.com/resource/en/product\_presentation/stm32\_stm8\_functi

onal-safety-packages.pdf

Presentations https://www.st.com/resource/en/product\_presentation/stm32-

stm8\_software\_development\_tools.pdf

Presentations https://www.st.com/resource/en/product\_presentation/microcontrollers-

stm32-family-overview.pdf

Brochures https://www.st.com/resource/en/brochure/brstm32h7.pdf
Brochures https://www.st.com/resource/en/brochure/brstm32h7vl.pdf

Brochures https://www.st.com/resource/en/brochure/products-and-solutions-for-plcs-

and-smart-i-os.pdf

Flyers https://www.st.com/resource/en/flyer/flstm32nucleo.pdf

Flyers https://www.st.com/resource/en/flyer/flstm32trust.pdf

Application Notes https://www.st.com/resource/en/application\_note/an1181-electrostatic-

discharge-sensitivity-measurement-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an1709-emc-design-

guide-for-stm8-stm32-and-legacy-mcus-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an2606-stm32-

microcontroller-system-memory-boot-mode-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an2639-soldering-

- recommendations-and-package-information-for-leadfree-ecopack-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an2867-oscillator-design-guide-for-stm8afals-stm32-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an3126-audio-and-waveform-generation-using-the-dac-in-stm32-products-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an3155-usart-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an3156-usb-dfu-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4013-stm32-crossseries-timer-overview-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4221-i2c-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4229-how-to-implement-a-vocoder-solution-using-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4277-using-stm32-device-pwm-shutdown-features-for-motor-control-and-digital-power-conversion-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4286-spi-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4539-hrtim-cookbook-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4566-extending-the-dac-performance-of-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4635-minimization-of-power-consumption-using-lpuart-for-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4655-virtually-increasing-the-number-of-serial-communication-peripherals-in-stm32-applications-stmicroelectronics.pdf

- Application Notes https://www.st.com/resource/en/application\_note/an4750-handling-of-soft-errors-in-stm32-applications-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4759-using-the-hardware-realtime-clock-rtc-and-the-tamper-management-unit-tamp-with-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4776-generalpurpose-timer-cookbook-for-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4803-highspeed-si-simulations-using-ibis-and-boardlevel-simulations-using-hyperlynx-si-on-stm32-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4861-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4908-stm32-usart-automatic-baud-rate-detection-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4989-stm32-microcontroller-debug-toolbox-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4990-getting-started-with-sigmadelta-digital-interface-on-applicable-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4996-hardware-jpeg-codec-peripheral-in-stm32f7677xxx-and-stm32h743534555475750a3b3b0xx-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5020-digital-camera-interface-dcmi-on-stm32-mcus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5027-interfacing-pdm-digital-microphones-using-stm32-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5033-stm32cube-mcu-package-examples-for-stm32h7-series-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5036-thermal-management-guidelines-for-stm32-applications-stmicroelectronics.pdf

- Application Notes https://www.st.com/resource/en/application\_note/an5073-receiving-spdif-audio-stream-with-the-stm32f4f7h7-series-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5200-getting-started-with-stm32h7-series-sdmmc-host-controller-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5224-stm32-dmamux-the-dma-request-router-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5286-stm32h7x5x7-dualcore-microcontroller-debugging-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5337-stm32h7-series-lifetime-estimates-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5354-getting-started-with-the-stm32h7-series-mcu-16bit-adc-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5405-fdcan-protocol-used-in-the-stm32-bootloader-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5543-enhanced-methods-to-handle-spi-communication-on-stm32-devices-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5557-stm32h745755-and-stm32h747757-lines-dualcore-architecture-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5617-stm32h745755-and-stm32h747757-lines-interprocessor-communications-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5690-vrefbuf-peripheral-applications-and-trimming-technique-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4899-stm32-microcontroller-gpio-hardware-settings-and-lowpower-consumption-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5507-cyclic-redundancy-check-in-stm32h7-series-flash-memory-interface-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5612-esd-protection-of-stm32-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5293-migration-guide-

- from-stm32f7-series-to-stmh74x75x-stm32h72x73x-and-stmh7a37bx-devices-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5156-introduction-to-stm32-microcontrollers-security-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5348-introduction-to-fdcan-peripherals-for-stm32-product-classes-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4230-random-number-generation-validation-using-nist-statistical-test-suite-for-stm32-microcontrollers-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5225-introduction-to-usb-typec-power-delivery-for-stm32-mcus-and-mpus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5342--how-to-use-error-correction-code-ecc-management-for-internal-memories-protection-on-stm32-mcus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an2834-how-to-optimize-the-adc-accuracy-in-the-stm32-mcus-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an4938-getting-started-with-stm32h74xig-and-stm32h75xig-mcu-hardware-development-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5816-how-to-build-stm32-lpbam-application-using-stm32cubemx-stmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an5537-how-to-use-adcoversampling-techniques-to-improve-signaltonoise-ratio-on-stm32-mcusstmicroelectronics.pdf
- Application Notes https://www.st.com/resource/en/application\_note/an1202\_freertos\_guidefor related Tools freertos-guide-stmicroelectronics.pdf & Software
- Application Notes https://www.st.com/resource/en/application\_note/an1602\_semihosting\_in for related Tools \_\_truestudio-how-to-do-semihosting-in-truestudio-stmicroelectronics.pdf & Software

Application Notes https://www.st.com/resource/en/application\_note/an1801\_stm32cubeprog

for related Tools rammer\_in\_truestudio-installing-stm32cubeprogrammer-in-truestudio-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/atollic\_editing\_keyboard

for related Tools \_shortcuts-atollic-editing-keyboard-shortcuts-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/iar\_to\_atollic\_truestudio

for related Tools \_\_migration\_guide-truestudio-for-arm-migration-guide-iar-embedded-

& Software workbench-to-truestudio-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/stm32cubemx\_installatio

for related Tools n in truestudio-stm32cubemx-installation-in-truestudio-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an2606-stm32-for related Tools microcontroller-system-memory-boot-mode-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an4323-getting-started-

for related Tools with-stemwin-library-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an4435-guidelines-for-

for related Tools obtaining-ulcsaiec-607301603351-class-b-certification-in-any-stm32-

& Software application-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application note/an4635-minimization-of-

for related Tools power-consumption-using-lpuart-for-stm32-microcontrollers-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an4657-stm32-

for related Tools inapplication-programming-iap-using-the-usart-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an4759-using-the-

for related Tools hardware-realtime-clock-rtc-and-the-tamper-management-unit-tamp-with-

& Software stm32-microcontrollers-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an4841-digital-signal-

for related Tools processing-for-stm32-microcontrollers-using-cmsis-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an4891-stm32h72x-

for related Tools stm32h73x-and-singlecore-stm32h74x75x-system-architecture-and-

& Software performance-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5001-stm32cube-for related Tools expansion-package-for-stm32h7-series-mdma-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5014-stm32h7x3-

for related Tools smart-power-management-expansion-package-for-stm32cube-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5033-stm32cube-for related Tools mcu-package-examples-for-stm32h7-series-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5054-secure-for related Tools programming-using-stm32cubeprogrammer-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5056-integration-

for related Tools guide-for-the-xcubesbsfu-stm32cube-expansion-package-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5360-getting-started-

for related Tools with-projects-based-on-the-stm32mp1-series-in-stm32cubeide-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5361-getting-started-

for related Tools with-projects-based-on-dualcore-stm32h7-microcontrollers-in-

& Software stm32cubeide-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5394-getting-started-

for related Tools with-projects-based-on-the-stm32l5-series-in-stm32cubeide-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5418-how-to-build-a-for related Tools simple-usbpd-sink-application-with-stm32cubemx-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5426-migrating-

for related Tools graphics-middleware-projects-from-stm32cubemx-540-to-stm32cubemx-

& Software 550-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5534-stm32h735gdk-

for related Tools firmware-upgrade-for-atbased-emw3080-wifi-module-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5564-getting-started-

for related Tools with-projects-based-on-dualcore-stm32wl-microcontrollers-in-

& Software stm32cubeide-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an4865-lowpower-timer-

& Software stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5698-adapting-the-for related Tools xcubestl-functional-safety-package-for-stm32-iec-61508-compliant-to-

& Software other-safety-standards-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an5731-stm32cubemx-

for related Tools and-stm32cubeide-threadsafe-solution-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5450-stm32h7a37b3-for related Tools lines-and-stm32h7b0-value-line-smart-power-management-expansion-

& Software package-for-stm32cube-stmicroelectronics.pdf

Application Notes https://www.st.com/resource/en/application\_note/an4502-stm32-

for related Tools smbuspmbus-expansion-package-for-stm32cube-stmicroelectronics.pdf

& Software

Application Notes https://www.st.com/resource/en/application\_note/an5952-how-to-use-

for related Tools cmake-in-stm32cubeide-stmicroelectronics.pdf

& Software

Design Notes & https://www.st.com/resource/en/design\_tip/dt0117-microphone-array-

Tips beamforming-in-the-pcm-and-pdm-domain-stmicroelectronics.pdf

Errata Sheets https://www.st.com/resource/en/errata\_sheet/es0445-stm32h745xig-

stm32h755xi-stm32h747xig-stm32h757xi-device-errata-

stmicroelectronics.pdf

Datasheet https://www.st.com/resource/en/datasheet/dm00600954.pdf

Programming https://www.st.com/resource/en/programming\_manual/pm0214-stm32-Manuals cortexm4-mcus-and-mpus-programming-manual-stmicroelectronics.pdf

Programming https://www.st.com/resource/en/programming manual/pm0253-stm32f7-

Manuals series-and-stm32h7-series-cortexm7-processor-programming-manual-

stmicroelectronics.pdf

Reference https://www.st.com/resource/en/reference\_manual/rm0399-

Manuals stm32h745755-and-stm32h747757-advanced-armbased-32bit-mcus-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical\_note/tn1163-description-of-

& Articles wlcsp-for-microcontrollers-and-recommendations-for-its-use-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical\_note/tn1204-tape-and-reel-

& Articles shipping-media-for-stm32-microcontrollers-in-bga-packages-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical note/tn1205-tape-and-reel-

& Articles shipping-media-for-stm8-and-stm32-microcontrollers-in-fpn-packages-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical\_note/tn1206-tape-and-reel-

& Articles shipping-media-for-stm8-and-stm32-microcontrollers-in-qfp-packages-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical\_note/tn1207-tape-and-reel-

& Articles shipping-media-for-stm8-and-stm32-microcontrollers-in-so-packages-

stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical\_note/tn1208-tape-and-reel-

& Articles shipping-media-for-stm8-and-stm32-microcontrollers-in-tssop-and-ssop-

packages-stmicroelectronics.pdf

Technical Notes https://www.st.com/resource/en/technical note/tn1433-reference-device-

& Articles marking-schematics-for-stm32-microcontrollers-and-microprocessors-

stmicroelectronics.pdf

User Manuals https://www.st.com/resource/en/user\_manual/um2840-stm32h7-dualcore-

series-safety-manual-stmicroelectronics.pdf