

MCIMX6SX SDB


Table of Content

Page 1	Title and Rev History
Page 2	Power Tree Diagram
Page 3	Main Power
Page 4	System PMIC
Page 5	iMX6SX Power
Page 6	iMX6SX SoC I
Page 7	iMX6SX SoC II
Page 8	DDR3L
Page 9	SD & eMMC
Page 10	QSPI Flash & EEPROM
Page 11	USB
Page 12	Audio
Page 13	LCD, LVDS & Camera
Page 14	CAN
Page 15	Ethernet
Page 16	mPCIe
Page 17	UART & JTAG
Page 18	Sensors & 12-bit ADC
Page 19	Bluetooth
Page 20	Buttons
Page 21	Boot Strap
Page 22	I2C & GND

Revision History


Rev. Code	Date	Description
A	2013/12/10	First Release
A1	2014/04/23	<p>1. On P.10, change description from "2 x 256Mbit QSPI FLASH" to "2 x 128Mbit QSPI FLASH".</p> <p>2. Change the Agile P/N of U23 & U24 to 312-80902 as 315-76544 is obsolete.</p> <p>3. Change R40 (DNP by default) from 10R to 0R.</p> <p>4. Rev.A Board with TDA4952:</p> <ul style="list-style-type: none"> - MBRA340T3G is added (by hand soldering) between VDD_SOC_IN and VDD_SOC_CAP as the workaround of a TO1.0 silicon bug. - R100 is removed and a wire is hand-soldered to connect SW2_3V0 to U29 VIN2 (Pin 27). - C228 is changed to 0.22uF. - D19 & R229 are removed. R230 is populated. Hand-soldered a wire to connect JTAG_nSRST to POR_B. - Hand-soldered a wire to connect RESET button to PMIC_PWRON.
B	2014/08/28	<p>1. Change L24 to VLP6045LT-1R0N for better power rating margin.</p> <p>2. Change C176 & C177 to 47uF/0805 to improve DCDC input routing in layout.</p> <p>3. Change U29 from PF0100A to PF0200, and the corresponding circuits - <ul style="list-style-type: none"> a) Change L26 to higher power rating inductor, NRS5030T1R0NNMGJV, to supply VDD_ARM_IN & VDD_SOC_IN thru the SW1AB output. b) Change C190 from DNP to POP. c) Change C195, L30, C205, C206, R374 to DNP. d) Change R91 to DNP and R200 to POP. e) Connect i.MX6SX VDD_ARM_IN & VDD_SOC_IN pins to VDD_ARM_SOC_IN (SW1AB output). f) Change R350 to DNP and R98 to POP to supply Audio Codec (U13) by VGEN4_1V8. </p> <p>4. ENGR00299970 - Change C228 to 0.22uF.</p> <p>5. ENGR00299968 - Change the supply to R100 (VIN2) from SYS_3V8 to SW2_3V3.</p> <p>6. ENGR00321431 - <ul style="list-style-type: none"> a) Add D26, R446 & C363 to compensate the weak output drive from i.MX6SX PMIC_ON_REQ. b) Add C365 for ESD purpose. </p> <p>7. Add R314 to limit current to/from coin cell.</p> <p>8. Change Y1 to 230-77452 (24MHz xtal used on i.MX6SL EVK).</p> <p>9. Add 0.01uF/0402 (C361,C362) on NVCC_RGMI1/2.</p> <p>10. Change eMMC footprint (U4, DNP) to MTFC8GLCDM.</p> <p>11. Add R463 (DNP) and R464 (DNP) for testing purpose.</p> <p>12. Change U7 and U9 to N25Q256A13EF840 and add 10k pull-up (R347 & R348) on QSPI2A_SS0_B and QSPI2B_SS0_B.</p> <p>13. Change L1 and L2 to 470ohm@100MHz ferrite bead.</p> <p>14. Change ESD diode for USBHOST_DP/N and USBOTG1_DP/N to ESD7C3.3DT5G, and change ESD diode on USBOTG1_ID to ESD5B5.0ST1G.</p> <p>15. Change Audio Codec (U13) from WM8962 to WM8962BECSN/R.</p> <p>16. ENGR00301123 - Change Camera connector footprint to CON_BBC_40P_0P4_SM_MIRROR, and correct LCD1_DATA[8..17] mapping to CSI_D[0..9].</p> <p>17. Add L38 and L39 (470ohm@100MHz) close to LVDS connector (J12) to improve EMC performance.</p> <p>18. Change U15 & U17 to MC34901WEF and the corresponding circuit.</p> <p>19. Change L14, L17, L36 & L37 to 470ohm@100MHz ferrite bead to improve EMC performance.</p> <p>20. ENGR00322416 - Change R179 & R180 to 56R and add 470 ohm pull-up (R442 & R443) on PCIE_CREFCLKP/M to change to HCSL DC offset.</p> <p>21. Add external PCIe CLK generator and corresponding circuit (DNP by default) for GEN2 clock jitter test.</p> <p>22. ENGR00302230 - <ul style="list-style-type: none"> i) Connect RESET button (thru D19) to PMIC_PWRON by default ii) Set D18 to POP. iii) Add R444 to connect JTAG_nSRST to POR_B. iv) Change R82 to 100R and C174 to 1000pF. </p> <p>23. Remove J21 and the corresponding circuit.</p> <p>24. Change the pull-up voltage of BOOT_MODE0/1 to VSNVS_3V0 (thru R233 and R234).</p> <p>25. Change C335 & C336 to 30pF/0402 (DNP by default).</p>
B1	2014/11/20	<p>1. TDA5159 for power reset the whole system (including QSPI) by SW control: <ul style="list-style-type: none"> i) D18 is DNP. ii) Change the capacitor on C174 to 1Mohm/0402. iii) Hand solder C380 (1.0uF/X5R) Pin 2 to D18 Pin C. iv) Hand solder C380 Pin 1 to R82 Pin 2. </p> <p>2. Change L26 to LTF5022T-1R2N4R2-LC (180-78310) to improve the magnetic shielding. PF0200 SW1AB is sensitive to magnetic field when operating at PFM mode.</p> <p>3. Change D27 & D28 to ESD7C5.0DT5G (480-78836).</p> <p>4. Change R60 from 10k to 100k to reduce the USB unconfigured current.</p> <p>5. Change J18 to DNP.</p> <p>6. Change P1 from WM-64PCT (510-77873) to POM-2244P-C3310-2-R (510-77976), as WM-64PCT is obsolete.</p> <p>7. Change U5 (default DNP) from NC7S208P5 to NC7S208P5X, as NC7S208P5 is obsolete.</p>
C	2014/12/18	<p>1. U41 and its related circuit are added for two purposes (see P.20) - <ul style="list-style-type: none"> i) Fix the SW reboot issue by toggling WDOG_B to issue power reset (ENGR00338067). ii) Delay the PMIC_PWRON >500ms for the 1st-time power-on (VSNVS_3V0 is first applied), to ensure 32.768kHz xtal osc output is stable. </p> <p>2. U42 and its related circuit are added for future USB OTG Certification Test (see P.11). All those components are DNP by default.</p> <p>3. Remove J18, set D26, R446 & R316 to DNP, as the PMIC_ON_REQ weak output drive strength issue is fixed in TO1.2.</p>

freescale®		Microcontroller Solutions Group	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Design:	RAYMOND CHOI	Drawing Title:	MCIMX6SX SDB
Drawn by:	RAYMOND CHOI	Page Title:	
Approved:	APPROVER	Title and Rev History	
Size:	D	Document Number:	SCH-27962 PDF: SPF-27962
Date:	Thursday, December 18, 2014	Sheet:	1 of 22



Power Tree Diagram

Legend:



0 - Always On
1 - First start-up supply rail
X - Default Off

Note:

- (*1) - SW2 of PF0200 can be changed to 3.1V after boot-up (by SW) to lower power consumption
- (*2) - No SW1C and SW4 in PF0200.




ICAP Classification: FCP: FIUO: X PUBI:
Drawing Title: MCIMX6SX SDB

Page Title: Power Tree Diagram

Size B	Document Number	SCH-27962 PDF: SPF-27962
Date: Thursday, December 18, 2014	Sheet 2 of 22	Rev C


DC JACK 5V




Over Voltage Protection

Note:
Over-voltage protection is designed
to protect up to +20V.


Main PWR Switch



Over-Voltage LED (RED)



SYS_3V7 POK LED (GRN)



Step-down DCDC for PF0200 Input

Max output current from
MP28115 is 4A

$$V_o = 0.8V \times (1+R_a/R_b)$$

R_b




ICAP Classification: FCP: FIUO: X PUBI:


Drawing Title: MCIMX6SX SDB

Page Title: Main Power

Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 3 of 22





freescale™


ICAP Classification: FCP: _____ FIUO: X PUBL: _____

Drawing Title: MCIMX6SX SDB

Page Title: i.MX6SX Power


Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 5 of 22





freescale™


ICAP Classification:	FCP:	FIUO: X	PUBI:
Drawing Title:			
MCIMX6SX SDB			
Page Title:			
Size	Document Number	SC-2792 PDF-SPF-2792	Rev C
D			Date: Thursday, December 18, 2014
Sheet	6	of	22



Pin R18 & T18 share the same de-coupling capacitor.



freescale™		
ICAP Classification:	FCP: _____	FIUO: X
Drawing Title: MCIMX6SX SDB		
Page Title: i.MX6SX SoC II		
Size C	Document Number SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014 Sheet 7 of 22		



ICAP Classification: FCP: _____ FIUO: X PUBI: _____


Drawing Title: MCIMX6SX SDB

Page Title: DDR3L

Size C Document Number SCH-27962 PDF: SPF-27962 Rev C


Date: Thursday, December 18, 2014 Sheet 8 of 22

SD3 - For Primary External Card Slot (SD3.0)




eMMC 4.5 Footprint

These are reserved for eMMC5.0 part.





SD4 - For Boot Code

Either SD Card on SD4 or eMMC on SD4 is used as boot device




SD2 - for WiFi and SD Accessories



Note:
i) Place next to J4.
ii) Remove R88 and R89 when populate U4.


Power switch circuit for External SD Card (SD3)

Remove R51 when R25 is populated.




ICAP Classification: FCP: FIUO: X PUBL:
Drawing Title: MCIMX6SX SDB
Page Title: SD & eMMC
Size D Document Number SCH-27962 PDF:SPF-27962 Rev C
Date: Thursday, December 18, 2014 Sheet 9 of 22

2 x 256Mbit QSPI FLASH




SPI EEPROM FOOTPRINT




These four signals are routed to CAN transceivers also. For SPI EEPROM test, the 0-ohm jumpers on CAN transceiver side are required to be removed.

ICAP Classification:	FCP:	FIUO:	X PUBLI:
Drawing Title:			
MCIMX6SX SDB			
Page Title:			
QSPI Flash & EEPROM			
Size B	Document Number	SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 10	of 22	


USB Host Port



USB Boot/Host/Device Port



USB 5V Control



USB HSIC



Need to use MIC5225 for ceramic output cap.

Max output current from
MIC5225 is 150mA


$$V_o = 1.24V \times (1 + Ra/Rb)$$

This block is reserved for USB OTG certification test.




ICAP Classification:	FCP:	FIUO: X	PUBL:
Drawing Title:	MCIMX6SX SDB		
Page Title:	USB		
Size C	Document Number	SCH-27962 PDF: SPF-27962	
Date:	Thursday, December 18, 2014	Sheet	11 of


Audio CODEC



HeadPhone



Speaker Out



This header footprint is provided for functional test only. A L-C filter may be required for actual application and EMC purpose. For details, consult Wolfson Microelectronics.



ICAP Classification: FCP: _____ FIUO: X PUBI: _____


Drawing Title: MCIMX6SX SDB

Page Title: Audio


Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 12 of 22


LCD Expansion Port



LVDS



Camera Expansion Connector



Use Omnivision OV5640/5642 5M Pixel Sensor with this connector (not included)


Important Note:

The camera connector (J13) and the LCD Expansion connector (J11) share the same signals and **CANNOT** be used at the same time.


One of these two peripherals **MUST BE REMOVED** when a developer wishes to use the other.

ICAP Classification:	FCP:	FIUO: X
Drawing Title:		
MCIMX6SX SDB		
Page Title:	LCD, LVDS & Camera	
Size	Document Number	Rev
C	SCH-27962 PDF: SPF-27962	C
Date:	Thursday, December 18, 2014	Sheet 13 of 22




CAN



These four signals are routed to SPI EEPROM also. For CAN test, the 0-ohm jumpers on SPI EEPROM side are required to be removed.




freescale™			
ICAP Classification:	FCP:	FIUO:	X PUBLI:
Drawing Title:			
MCIMX6SX SDB			
Page Title:			
CAN			
Size B	Document Number	SCH-27962 PDF: SPF-27962	Rev C
Date: Thursday, December 18, 2014	Sheet 1	14 of 22	




ICAP Classification:	FCP:	FIUO: X	P:
Drawing Title:	MCIMX6SX SDB		
Page Title:	Ethernet		
Size D	Document Number	SCH-27962 PDF: SPF-27962	
Date:	Thursday December 18, 2014		Sheet 15

Mini-PCIE

Note:
All components in this block are needed
to be populated for PCIe GEN2 clock jitter test.




Step-down DCDC for mPCIe +3.3V




Max output current from NCP1593A is 3A

$$Vo = 0.6V \times (1+Ra/Rb)$$

Max output current from VGEN2_1V5 is 250mA



When U40 is populated -
i) Remove R442, R443, R179, R180, C149, C150,
and use U40 to output PCIe refclk to
i.MX6SX and mPCIe connector.
ii) Mount R459-R462 on i.MX6SX side for termination.




Layout Note:
i) Place termination resistors, R179, R180, R442 & R443,
as close to the mPCIe connector as possible.
ii) Place C149, C150, C151 and C152 close to mPCIe connector.
iii) Place R454, R455 close to C149 and C150.
iv) Place C368, C377 close to C149 and C150.

Layout: Route 90ohm DIFF


freescale™

ICAP Classification:	FCP:	FIUO: X	PUBI:
Drawing Title:			
MCIMX6SX SDB			
Page Title:			
Size	Document Number	SCH-27962 PDF-SPF-27962	Rev C
D			
Date:	Thursday, December 18, 2014	Sheet	16 of 22


Debug UART to USB Converter




Ambient Light Sensor




3-AXIS ACC



Digital eCompass



12-bit ADC Connector



freescale™

ICAP Classification: FCP: _____ FIUO: X PUBL: _____


Drawing Title: MCIMX6SX SDB

Page Title: Sensors & 12-bit ADC

Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 18 of 22

BLUETOOTH CABLE CONNECTOR



NOTE:
The AUX SDIO CARD SOCKET and the
BLUETOOTH CABLE CONNECTOR
have been designed and tested
specifically for use with the WIFI/BT
combo card SX-SDCAN-2830BT
Developed and sold by
Silex Technology. The developer
may need to consult the datasheet
of other WIFI solutions for compatibility
with this card socket.

NOTE:
Pin 1 of the cable connector on
the Smart Device board
is opposite Pin 20 of the WIFI/BT
module. For the FFC to lie flat, the
pin order number needs to be
reversed on the schematics.




ICAP Classification: FCP: _____ FIUO: X PUBI: _____
Drawing Title: MCIMX6SX SDB

Page Title:
Bluetooth

Size B	Document Number SCH-27962 PDF: SPF-27962	Rev C
--------	---------------------------------------------	-------


Date: Thursday, December 18, 2014 Sheet 19 of 22

On/Off




Buttons


FUNC1





FUNC2



RESET button is far away from reset circuit. This RC is used to enhance the EMC susceptibility.




See Note (i) below



See Note (ii) below

This RC adds ~400ms on top of the default delay set in STM6779YWB6F (210ms (typ)).

POR Reset



Note:

This block is added in Rev.C for two purposes -
 i) Fix the SW reboot issue by toggling WDOG_B to issue power reset (ENGR00338067).
 ii) Delay the PMIC_PWRON >500ms for the 1st-time power-on (VSNVS_3V0 is first applied), to ensure 32.768kHz xtal osc output is stable.




ICAP Classification: FCP: _____ FIUO: X PUBL: _____
Drawing Title: MCIMX6SX SDB


Page Title:
Buttons

Size B	Document Number	SCH-27962 PDF: SPF-27962	Rev C
--------	-----------------	--------------------------	-------

Date: Thursday, December 18, 2014 Sheet 20 of 22



SW Design Note:
LCD_DATA lines should be set at Input with Keeper enable during Deep Sleep Mode.



BOOT MODE

SW12								SW11									
1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8		
BT_CFG7	BT_CFG6	BT_CFG5	BT_CFG4	BT_CFG3	BT_CFG2	BT_CFG1	BT_CFG0	0001 = QSPI Boot				0 = QSPI1	000				
0001 = QSPI Boot	0 = QSPI1	1 = QSPI2	010 = SD/eSD Boot	0 = Regular Boot	1 = Fast Boot	00 = Normal (3.3V)	01 = High (3.3V)	0 = No PWR Cycle	1 = Enable PWR Cycle	0	00 = eSDHC1	01 = eSDHC2	10 = eSDHC3	11 = eSDHC4	0	0	0
010 = SD/eSD Boot				00 = Normal (3.3V)				00000000				00 = eSDHC1				0	
010 = SD/eSD Boot				00 = Normal (3.3V)				00000000				00 = eSDHC1				0	



ICAP Classification: FCP: FIUO: X PUBI: _____


Drawing Title: MCIMX6SX SDB

Page Title: Boot Strap


Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 21 of 22


I2C1




I2C2



I2C3




I2C4




Note: Pull-up resistor must be sized to meet the signal rise times and also the Vil spec of all the bus components.

Due to board loadings this resistor was reduced.
Validate your design, with the largest allowable resistor to reduce current consumption.

Board Mounting Holes for 4-40 Screws




GND TEST POINTS



System GND and Chassis GND Connections

CGND is connected to the connectors enclosure or chassis. Resistor and capacitor footprints are arranged for ESD test.



ICAP Classification: FCP: FIUO: X PUBI:

Drawing Title: MCIMX6SX SDB

Page Title: I2C & GND

Size C Document Number SCH-27962 PDF: SPF-27962 Rev C

Date: Thursday, December 18, 2014 Sheet 22 of 22