


MVB to RS485



FPGA Banks

U1H

BANK 1A	
IO, ADC1IN2, (DIFFIO_RX_L1p, DIFFOUT_L1p)	7
IO, ADC1IN1, (DIFFIO_RX_L1n, DIFFOUT_L1n)	6
IO, ADC1IN4, (DIFFIO_RX_L3p, DIFFOUT_L3p)	10
IO, ADC1IN3, (DIFFIO_RX_L3n, DIFFOUT_L3n)	9
IO, ADC1IN6, (DIFFIO_RX_L5p, DIFFOUT_L5p)	12
IO, ADC1IN5, (DIFFIO_RX_L5n, DIFFOUT_L5n)	11
IO, ADC1IN8, (DIFFIO_RX_L7p, DIFFOUT_L7p)	14
IO, ADC1IN7, (DIFFIO_RX_L7n, DIFFOUT_L7n)	13

10M08SAE144C8GES

U1I

BANK 1B	
IO, TCK, (DIFFIO_RX_L11p, DIFFOUT_L11p)	18
IO, TMS, (DIFFIO_RX_L11n, DIFFOUT_L11n)	16
IO, TDO, (DIFFIO_RX_L12p, DIFFOUT_L12p)	20
IO, TDI, (DIFFIO_RX_L12n, DIFFOUT_L12n)	19
IO, (DIFFIO_RX_L14p, DIFFOUT_L14p)	22
IO, (DIFFIO_RX_L14n, DIFFOUT_L14n)	21
IO, (DIFFIO_RX_L16p, DIFFOUT_L16p)	24
IO, (DIFFIO_RX_L16n, DIFFOUT_L16n)	23
IO, JTAGEN	17
IO, VREFB1N0	5

10M08SAE144C8GES

U1A

BANK 2	
IO, CLK0p, (DIFFIO_RX_L18p, DIFFOUT_L18p)	27
IO, CLK0n, (DIFFIO_RX_L18n, DIFFOUT_L18n)	26
IO, CLK1p, (DIFFIO_RX_L20p, DIFFOUT_L20p)	29
IO, CLK1n, (DIFFIO_RX_L20n, DIFFOUT_L20n)	28
IO, PLL_L_CLKOUTp, (DIFFIO_RX_L27p, DIFFOUT_L27p)	31
IO, PLL_L_CLKOUTn, (DIFFIO_RX_L27n, DIFFOUT_L27n)	30
IO, VREFB2N0	10

10M08SAE144C8GES

U1B

BANK 3	
IO, (DIFFIO_TX_RX_B1p, DIFFOUT_B1p)	54
IO, (DIFFIO_TX_RX_B1n, DIFFOUT_B1n)	53
IO, (DIFFIO_TX_RX_B3p, DIFFOUT_B3p)	48
IO, (DIFFIO_TX_RX_B3n, DIFFOUT_B3n)	47
IO, (DIFFIO_TX_RX_B5p, DIFFOUT_B5p)	41
IO, (DIFFIO_TX_RX_B5n, DIFFOUT_B5n)	40
IO, (DIFFIO_TX_RX_B7p, DIFFOUT_B7p)	45
IO, (DIFFIO_TX_RX_B7n, DIFFOUT_B7n)	44
IO, (DIFFIO_TX_RX_B9p, DIFFOUT_B9p)	46
IO, (DIFFIO_TX_RX_B9n, DIFFOUT_B9n)	45
IO, (DIFFIO_TX_RX_B12p, DIFFOUT_B12p)	50
IO, (DIFFIO_TX_RX_B12n, DIFFOUT_B12n)	49
IO, (DIFFIO_TX_RX_B14p, DIFFOUT_B14p)	56
IO, (DIFFIO_TX_RX_B14n, DIFFOUT_B14n)	55
IO, (DIFFIO_TX_RX_B16p, DIFFOUT_B16p)	58
IO, (DIFFIO_TX_RX_B16n, DIFFOUT_B16n)	57
IO, VREFB3N0	60
IO, VREFB3N0	59
IO, VREFB3N0	48

10M08SAE144C8GES

Unused

U1C

BANK 4	
IO, (DIFFIO_TX_RX_B23p, DIFFOUT_B23p)	62
IO, (DIFFIO_TX_RX_B23n, DIFFOUT_B23n)	61
IO, (DIFFIO_TX_RX_B27p, DIFFOUT_B27p)	64
IO, (DIFFIO_TX_RX_B27n, DIFFOUT_B27n)	63
IO, VREFB4N0	70
IO, VREFB4N0	69
IO, VREFB4N0	61

10M08SAE144C8GES

U1D

BANK 5	
IO, (DIFFIO_RX_R1p, DIFFOUT_R1p)	78
IO, (DIFFIO_RX_R1n, DIFFOUT_R1n)	77
IO, (DIFFIO_RX_R2p, DIFFOUT_R2p)	76
IO, (DIFFIO_RX_R2n, DIFFOUT_R2n)	75
IO, (DIFFIO_RX_R7p, DIFFOUT_R7p)	74
IO, (DIFFIO_RX_R7n, DIFFOUT_R7n)	73
IO, (DIFFIO_RX_R10p, DIFFOUT_R10p)	72
IO, (DIFFIO_RX_R10n, DIFFOUT_R10n)	71
IO, (DIFFIO_RX_R11p, DIFFOUT_R11p)	70
IO, (DIFFIO_RX_R11n, DIFFOUT_R11n)	69
IO, VREFB5N0	68

10M08SAE144C8GES

U1E

BANK 6	
IO, CLK2p, (DIFFIO_RX_R14p, DIFFOUT_R14p)	88
IO, CLK2n, (DIFFIO_RX_R14n, DIFFOUT_R14n)	87
IO, CLK3p, (DIFFIO_RX_R16p, DIFFOUT_R16p)	90
IO, CLK3n, (DIFFIO_RX_R16n, DIFFOUT_R16n)	89
IO, (DIFFIO_RX_R18p, DIFFOUT_R18p)	91
IO, (DIFFIO_RX_R18n, DIFFOUT_R18n)	90
IO, DPCLK3, (DIFFIO_RX_R26p, DIFFOUT_R26p)	93
IO, DPCLK2, (DIFFIO_RX_R26n, DIFFOUT_R26n)	92
IO, (DIFFIO_RX_R27p, DIFFOUT_R27p)	94
IO, (DIFFIO_RX_R27n, DIFFOUT_R27n)	93
IO, (DIFFIO_RX_R28p, DIFFOUT_R28p)	95
IO, (DIFFIO_RX_R28n, DIFFOUT_R28n)	94
IO, (DIFFIO_RX_R33p, DIFFOUT_R33p)	97
IO, (DIFFIO_RX_R33n, DIFFOUT_R33n)	96
IO, VREFB6N0	91

10M08SAE144C8GES

U1F

BANK 7	
IO, (DIFFIO_RX_T1p, DIFFOUT_T1p)	113
IO, (DIFFIO_RX_T1n, DIFFOUT_T1n)	112
IO, (DIFFIO_RX_T10p, DIFFOUT_T10p)	114
IO, (DIFFIO_RX_T10n, DIFFOUT_T10n)	113
IO, VREFB7N0	118
IO, VREFB7N0	117
IO, VREFB7N0	112


10M08SAE144C8GES

U1G


BANK 8	
IO, (DIFFIO_RX_T16p, DIFFOUT_T16p)	135
IO, DEV_CLRn, (DIFFIO_RX_T16n, DIFFOUT_T16n)	134
IO, (DIFFIO_RX_T19p, DIFFOUT_T19p)	121
IO, (DIFFIO_RX_T19n, DIFFOUT_T19n)	120
IO, (DIFFIO_RX_T20p, DIFFOUT_T20p)	124
IO, (DIFFIO_RX_T20n, DIFFOUT_T20n)	123
IO, (DIFFIO_RX_T22p, DIFFOUT_T22p)	130
IO, (DIFFIO_RX_T22n, DIFFOUT_T22n)	129
IO, CRC_ERROR, (DIFFIO_RX_T22n, DIFFOUT_T22n)	132
IO, nSTATUS, (DIFFIO_RX_T24p, DIFFOUT_T24p)	131
IO, CONF_DONE, (DIFFIO_RX_T24n, DIFFOUT_T24n)	130
IO, (DIFFIO_RX_T26p, DIFFOUT_T26p)	136
IO, (DIFFIO_RX_T26n, DIFFOUT_T26n)	135
IO, CONFIG_SEL	140
IO, DEV_OE	139
IO, VREFB8N0	142
nCONFIG	141
RESET N	126
3V3 FPGA	125
1k	124
1k	123
BOOT SEL	122
NCONFIG	121

10M08SAE144C8GES

Title		
MVB-Sniffer: RS485 & FPGA Banks		
Size	Number	Revision
A4		1.1
Date:	12.16.2024	Sheet 1 of 5
File:	E:\00 PA\RS485 FPGA Banks.SchDoc Drawn By:	




Power Supply FPGA Banks




Title		
MVB-Sniffer: Power Supply FPGA Banks		
Size	Number	Revision
A4		1.1
Date:	12.16.2024	Sheet 3 of 5
File:	E:\00 PA\...\FPGA Banks PS.SchDoc	Drawn By:


ESP32-S3-WROOM-1




Micro USB UART




ESP32 Buttons




USB A Memory to ESP32



USB-Serial-Bridge ESP32




Serial Signals Handling




Title			
MVB-Sniffer: ESP32, USB Interfaces, ESP Peripherals			
Size	Number	Revision	
A4		1.1	
Date:	12.16.2024	Sheet 4 of 5	
File:	E:\00 PA\...\ESP32 S3.SchDoc	Drawn By:	


State LEDs



Header



Akku Messung



Title		
MVB-Sniffer: Indicators		
Size	Number	Revision
A4		1.1
Date:	12.16.2024	Sheet 5 of 5
File:	E:\00_PA\...\Indicators.SchDoc	Drawn By: