

AND / FA



B11901027 王仁軒

NM with Wa Variation

□ SNM:

- Noise margin does not change with Wa

$$\begin{array}{ccc} \text{Wa} = 0.36 \text{ } \mu\text{m} & & \text{Wa} = 0.48 \text{ } \mu\text{m} & & \text{Wa} = 0.60 \text{ } \mu\text{m} \\ 0.794 & = & 0.794 & = & 0.794 \end{array}$$

□ RNM:

- Noise margin ↓ with Wa ↑


$$\begin{array}{ccc} \text{Wa} = 0.36 \text{ } \mu\text{m} & & \text{Wa} = 0.48 \text{ } \mu\text{m} & & \text{Wa} = 0.60 \text{ } \mu\text{m} \\ 0.373 & > & 0.291 & > & 0.222 \end{array}$$

□ WNM

- Noise margin ↑ with Wa ↑


$$\begin{array}{ccc} \text{Wa} = 0.36 \text{ } \mu\text{m} & & \text{Wa} = 0.48 \text{ } \mu\text{m} & & \text{Wa} = 0.60 \text{ } \mu\text{m} \\ 0.467 & < & 0.473 & < & 0.475 \end{array}$$

AND




□ Fastest at FF, slowest at SS

□ No Sizing -> rise time = 2x fall time




AND




□ Delay: $FS > TT$

■ Unbalanced size \rightarrow maximum delay \neq at falling




AND




□ High VDD -> Faster


Delay of VDD variation




AND (Adjust W by 40%)




Adjust $W_{n,nand}$




Adjust $W_{p,nand}$




AND (Adjust W by 40%)



Adjust $W_{n,inv}$




Adjust $W_{p,inv}$



28T Full Adder

□ Structure


- $C_{out} = MAJ(A, B, C_{in})$
- $Sum = ABC + (A + B + C_{in})\overline{C_{out}}$
- $W_p = 0.75u, W_n = 0.25u$



28T Full Adder

□ Fastest at FF, slowest at SS


1.8V Performance



28T Full Adder

□ High VDD -> Faster


Delay of VDD variation



28T Full Adder

□ Critical path

■ A: 1->0 , B: 1 , Cin: 0, Cout: 1->0, Sum: 0->1




28T Full Adder

□ Critical path


- A: 1->0 , B: 1 , Cin: 0, Cout: 1->0, Sum: 0->1
- Delay can be estimated by Elmore RC model
- Longer path -> larger effective capacitance

$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-to-source} C_i$$
$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$



28T Full Adder (Adjust W by 40%)

Adjust Wn (excluding inverters)



Adjust Wp (excluding inverters)

- Shorter delay when reducing size of Wp
- Max/Min delay happens at Sum : 0 -> 1

